

Perfect fit - modular designed solutions



Manual Printed: 23. February 2024

Digitizers | Transient Recorders | Arbitrary Waveform Generators | Digital Waveform Acquisition Cards for PCI Express, PXI Express and LXI / Ethernet (c) SPECTRUM INSTRUMENTATION GMBH AHRENSFELDER WEG 13-17, 22927 GROSSHANSDORF, GERMANY

SBench, digitizerNETBOX, generatorNETBOX and hybridNETBOX are registered trademarks of Spectrum Instrumentation GmbH. Microsoft, Visual C++, Windows, Windows 98, Windows NT, Windows 2000, Windows XP, Windows Vista, Windows 7, Windows 8,

Windows 10, Windows 11 and Windows Server are trademarks/registered trademarks of Microsoft Corporation.

LabVIEW, DASYLab, Diadem and LabWindows/CVI are trademarks/registered trademarks of National Instruments Corporation.

MATLAB is a trademark/registered trademark of The Mathworks, Inc.

Delphi and C++Builder are trademarks or registered trademarks of Embarcadero Technologies, Inc.

Keysight VEE, VEE Pro and VEE OneLab are trademarks/registered trademarks of Keysight Technologies, Inc.

FlexPro is a registered trademark of Weisang GmbH & Co. KG.

PCIe, PCI Express, PCI-X and PCI-SIG are trademarks of PCI-SIG.

PICMG and CompactPCI are trademarks of the PCI Industrial Computation Manufacturers Group.

PXI is a trademark of the PXI Systems Alliance.

LXI is a registered trademark of the LXI Consortium.

IVI is a registered trademark of the IVI Foundation.

Oracle and Java are registered trademarks of Oracle and/or its affiliates.

Python is a trademark/registered trademark of Python Software Foundation.

Julia is a trademark/registered trademark of Julia Computing, Inc.

Intel and Intel Core i3, Core i5, Core i7, Core i9 and Xeon are trademarks and/or registered trademarks of Intel Corporation.

AMD, Opteron, Sempron, Phenom, FX, Ryzen and EPYC are trademarks and/or registered trademarks of Advanced Micro Devices. Arm is a trademark or registered trademark of Arm Limited (or its subsidiaries).

NVIDIA, CUDA, GeForce, Quadro, Tesla and Jetson are trademarks and/or registered trademarks of NVIDIA Corporation.

Table of Contents

Table of Contents	3
Safety Instructions	13
Symbols and Safety Labels	13
General safety information	
Requirements for users and duties for operators	13
General safety at work	13
Bringing the product into service	14
Intended use	14
Application area of the product	14
Requirements for the technical state of the product	14
Requirements for operation	
Electrical safety and power supply	
Requirements for the location	
Requirements on the ventilation	
Maintenance	
Repair/Service	
Cleaning the module housing (NETBOX devices, cables, amplifiers, systems only)	
Opening the module (NETBOX devices, amplifiers only)	
Dismounting parts of the card (instrument card only)	
Markings and Labelling	
Packing list	
-	
Introduction	17
Preface	
General Information	
hybridNETBOX Overview	
Internal Digitizer and Generator Module(s)	
Differences between plain cards and digitizer modules inside the hybridNETBOX	18
Differences between plain cards and generator modules inside the hybrid NETBOX	18
Overview of the internal modules inside the DN2.82x hybridNETBOX	18
Different models of the DN2.82x series	10
Additional options for DN2 products	19
19" Rack Mount Kit	10
DC Power Supply	
AC Cable Options	
The Spectrum type plate	
Hardware information	
Block diagram of hybridNETBOX DN2.82x:	
Block diagram of the internal digitizer module:	
Block diagram of the internal generator module:	
hybridNETBOX Technical Data - Digitizer	
RMS Noise Level (Zero Noise), typical figures	
Dynamic Parameters	
Noise Floor Plots (open inputs)	
Bandwidth and Slewrate	
Dynamic Parameters	
SFDR and THD versus signal frequency	
hybridNETBOX Technical Data - General	
DN2 specific Technical Data	
DN2 Order Information	

Hardware Installation	
Warnings	
ESD Precautions	
Opening the Chassis	
Cooling Precautions	
Sources of noise	
Installing 19" rack mount option for DN2	
Installing 19" rack mount option for DN2.	
Setup of digitizerNETBOX/generatorNETBOX	
Connections	
Back Side DN2	
Front Panel DN2 digitizerNETBOX/generatorNETBOX	
Front Panel DN2 hybridNETBOX DN2.80x and DN2.81x	
Front Panel DN2 hybridNETBOX DN2.82x	
Front Panel DN6 digitizerNETBOX or generatorNETBOX	
Ethernet Default Settings	
Detecting the digitizerNETBOX/generatorNETBOX/hybridNETBOX	
Discovery Function	
Finding the digitizerNETBOX/generatorNETBOX/hybridNETBOX in the network	
roubleshooling	40
Software Driver Installation	47
Required Software for operation	47
Location	47
Windows	
Linux	
Overview	
Driver Installation with Installation Script	
Standard Driver Update	
Compilation of kernel driver sources (optional and local cards only)	
Update of a self compiled kernel driver	
Installing the library only without a kernel (for remote devices)	
Installation from Spectrum Repository	
Control Center	

Software	
Card Control Center	
Discovery of Remote Cards, digitizerNETBOX/generatorNETBOX/hybridNETBOX products	
Wake On LAN of digitizerNETBOX/generatorNETBOX/hybridNETBOX	
Netbox Monitor	
Device identification	
Hardware information	
Firmware information	
Software License information	
Driver information	
Installing and removing Demo cards	
Feature upgrade	
Software License upgrade	5
Performing card calibration (A/D only)	
Performing memory test	
Transfer speed test	
Debug logging for support cases	
Device mapping Accessing the hardware with SBench 6	0
C/C++ Driver Interface	
Header files	
General Information on Windows 64 bit drivers	
Microsoft Visual C++ 6.0, 2005 and newer 32 Bit	
Microsoft Visual C++ 2005 and newer 64 Bit	
Linux Gnu C/C++ 32/64 Bit	
C++ for .NET	
Other Windows C/C++ compilers 32 Bit	
Other Windows C/C++ compilers 64 Bit	
Driver functions	
Delphi (Pascal) Programming Interface	
Driver interface	
Examples	
NET programming languages	
Library	
Declaration	
Using C#	
Using Managed C++/CLI	
Using VB.NET	
Using J# Python Programming Interface and Examples	. /
Python Programming interface and Examples Driver interface	
Examples	
lava Programming Interface and Examples	
Driver interface	
Examples	
Julia Programming Interface and Examples	
Driver interface	
Examples	
LabVIEW driver and examples	
MATLAB driver and examples	
egrated Webserver	
Home Screen	
LAN Configuration	
Status	
Security	
Documentation	
Firmware Update	
Power	
Downloads	
Logging Access	
Access Embedded Server	
Lindeaded Server	
Login, Logoo,	

IVI Driver	
About IVI	
General Concept of the Spectrum IVI driver	
Supported Spectrum Hardware	
Supported data acquisition and generation card families:	
Supported digitizerNETBOX families	
Supported generatorNETBOX families	
IVI Compliance	
Supported Operating Systems	
Supported Standard Driver Features	
IVIScope Supported Class Capabilities	
IVIDigitizer Supported Class Capabilities	
IVIFGen Supported Class Capabilities	
Find more Information on IVI	
General Information on IVI	
IVI Getting Started Guides and Videos	
Installation	
Installer	
Shared Components	
Installation Procedure	
Installation of the IVI driver package	
Configuration Store	
General Information	
Repeated Capabilities	
digitizerNETBOX/generatorNETBOX specific registers	

Digitizer Section	
Programming the Board	
Overview	
Register tables	
Programming examples	
Initialization	
Initialization of Remote Products	
Error handling	
Gathering information from the card	
Card type	
Hardware and PCB version	
Reading currently used PXI slot No. (M4x only)	
Firmware versions	
Production date	
Last calibration date (analog cards only)	
Serial number	
Maximum possible sampling rate	
Installed memory	
Installed features and options	
Miscellaneous Card Information	
Function type of the card	
Used type of driver	
Custom modifications	
Reset	
Analog Inputs	
Channel Selection	
Important note on channel selection	
Input Path	
Input ranges	
Input offset	
Read out of input features	
Input coupling	
AC/DC offset compensation	
Anti aliasing filter (Bandwidth limit)	
Automatic on-board calibration of the offset and gain settings	

Acquisition modes	105
Överview	
Setup of the mode	
Commands	
Card Status	
Acquisition cards status overview	
Generation card status overview	
Data Transfer	
Standard Single acquisition mode	
Card mode	
Memory, Pre- and Posttrigger	
Example	
FIFO Single acquisition mode	
Card mode	
Length and Pretrigger	
Difference to standard single acquisition mode	
Example FIFO acquisition	
Limits of pre trigger, post trigger, memory size	
Buffer handling	
Data organization	
Sample format	
Converting ADC samples to voltage values	
Applying correction factors when using special clock mode	119
Enabling hardware sample conversion to offset-binary	110
Clock generation	
Overview	
Clock Mode Register	
The different clock modes	
Details on the different clock modes	
Standard internal sampling clock (PLL)	
Minimum internal sampling rate	
Clock Setup Granularity and Divider (Special Clock Mode)	
Using Quartz2 with PLL (optional, M4i cards only)	
Oversampling	
External clock (reference clock)	
PXI Reference Clock (M4x cards only)	
Trigger modes and appendant registers	
General Description	
Trigger Engine Overview	
Trigger masks	
Trigger OR mask	
Trigger AND mask	
Software trigger	
Force- and Enable trigger	
Trigger delay	
Trigger Counter	
Main external window trigger (Ext0/Trg0)	
Trigger Mode	
Trigger Input Termination	
Trigger Input Coupling	
Secondary external level trigger (Ext1/Trg1)	
Trigger Mode	
Trigger level	
Detailed description of the external analog trigger modes	
Channel Trigger	
Overview of the channel trigger registers	
Channel trigger level	
Detailed description of the channel trigger modes	
Multi Purpose I/O Lines	
On-board I/O lines (X0, X1, X2)	
Programming the behavior	
Using asynchronous I/O	
Special behavior of trigger output	
Synchronous digital inputs	

Mode Multiple Recording	151
Recording modes	
Standard Mode	
FIFO Mode	
Limits of pre trigger, post trigger, memory size	
Multiple Recording and Timestamps	
Trigger Modes	
Programming examples	
Mode Gated Sampling	
Acquisition modes	
Standard Mode	
FIFO Mode	
Limits of pre trigger, post trigger, memory size	
Gate-End Alignment	
Gated Sampling and Timestamps	
Trigger	
Detailed description of the external analog trigger modes	
Channel triggers modes	
Programming examples	167
ABA mode (dual timebase)	168
General information	
Standard Mode	
FIFO Mode	
Limits of pre trigger, post trigger, memory size	
Example for setting ABA mode:	
Reading out ABA data	
General	
Data Transfer using DMA	
Data Transfer using Polling	
Comparison of DMA and polling commands	
ABA Mode and Timestamps	
Mode Boxcar Average (High-Resolution)	176
Overview	176
General Information	
Principle of operation	
Simplified Block Diagram	
Setting up the Acquisition	
Recording modes	
Standard Mode	
FIFO Mode	
Limits of pre trigger, post trigger, memory size	
Trigger Modes	
Output Data Format	
Data organization	
Programming examples	
Mode 8 bit Storage (Low-Resolution)	
Overview	
Available acquisition modes	
Enabling hardware data conversion	
Sample format	
Limits of pre trigger, post trigger, memory size	
Converting ADC samples to voltage values	

Timestamps	
General information	
Example for setting timestamp mode:	
Timestamp modes	
Standard mode	
StartReset mode	
Refclock mode	
Reading out the timestamps	
General	
Data Transfer using DMA	
Data Transfer using Polling	
Comparison of DMA and polling commands	
Data format	190
Combination of Memory Segmentation Options with Timestamps	192
Multiple Recording and Timestamps	
Gate-End Alignment	
Gated Sampling and Timestamps	
ABA Mode and Timestamps	
Mode Block Average (Firmware Option)	
Overview	195- 195
General Information	
Principle of operation	
Simplified Block Diagram	
Setting up the Acquisition	
Recording modes	
Standard Mode	
FIFO Mode	
Limits of pre trigger, post trigger, memory size	
For cards with 12bit, 14bit and 16bit ADC resolution (firmware V14 and above):	
For cards with 8bit ADC resolution, 32 bit data mode (firmware V14 and above):	
For cards with 8bit ADC resolution, 32 bit data mode (firmware V14 and above):	
Trigger Modes	
33	
Output Data Format Data organization	
Programming examples	
Mode Block Statistics (Firmware Option) Overview	
General Information	
Waveform Block Statistics	
Simplified Block Diagram	
Setting up the Acquisition	
Recording modes	
Standard Mode	
FIFO Mode	
Limits of pre trigger, post trigger, memory size	
For cards with 12bit, 14bit and 16bit ADC resolution:	
For cards with 8bit ADC resolution:	
Trigger Modes	
Information Set Format	
Data organization	
Programming examples	

Generator Section	205
Programming the Board	206
Overview	206
Register tables	
Programming examples	
Initialization	
Initialization of Remote Products	
Error handling	
Gathering information from the card	208
Card type	
Hardware and PCB version	
Reading currently used PXI slot No. (M4x only)	
Firmware versions	
Production date	
Last calibration date (analog cards only)	
Serial number	
Maximum possible sampling rate	
Installed memory	
Installed features and options Miscellaneous Card Information	
Function type of the card	
Used type of driver Custom modifications	
Reset.	
Kesel	
Analog Outputs	
Channel Selection	
Important note on channel selection	
Setting up the outputs	
Output Enable	
Output Amplitude Setting and Hysteresis	
Output Filters	
Differential Output	
Double Out Mode	
Programming the behavior in pauses and after replay	
Read out of output features	
Generation modes	
Overview	
Setup of the mode	
Commands	
Card Status	
Acquisition cards status overview	
Generation card status overview	
Data Transfer	
Standard Single Replay modes	225
Card mode	
Memory setup	
Continuous marker output	
Example	
FIFO Single replay mode	
Card mode	
Length of FIFO mode	227
Difference to standard single mode	227
Difference to standard single mode Example (FIFO replay)	
Difference to standard single mode Example (FIFO replay) Limits of segment size, memory size	228
Example (FIFO replay) Limits of segment size, memory size	
Example (FIFO replay)	
Example (FIFO replay) Limits of segment size, memory size Buffer handling	
Example (FIFO replay) Limits of segment size, memory size Buffer handling Output latency	228 229 230 233 235
Example (FIFO replay) Limits of segment size, memory size Buffer handling Output latency Data organization	
Example (FIFO replay) Limits of segment size, memory size. Buffer handling Output latency Data organization Sample format Hardware data conversion	228 229 230 233 235 235 235
Example (FIFO replay) Limits of segment size, memory size Buffer handling Output latency Data organization Sample format Hardware data conversion	228 229 230 233 235 235 235 235 235 235
Example (FIFO replay) Limits of segment size, memory size Buffer handling Output latency Data organization Sample format Hardware data conversion Clock generation Overview	228 229 230 233 235 235 235 235 235 237 237
Example (FIFO replay) Limits of segment size, memory size Buffer handling Output latency Data organization Sample format Hardware data conversion	228 229 230 233 235 235 235 235 235 237 237 237
Example (FIFO replay) Limits of segment size, memory size Buffer handling Output latency Data organization Sample format Hardware data conversion Clock generation Overview Clock Mode Register The different clock modes	
Example (FIFO replay) Limits of segment size, memory size Buffer handling Output latency Data organization Sample format Hardware data conversion Clock generation Overview Clock Mode Register The different clock modes Details on the different clock modes	228 229 230 233 235 235 235 235 237 237 237 237 237 237 237 237
Example (FIFO replay) Limits of segment size, memory size Buffer handling Output latency Data organization Sample format Hardware data conversion Clock generation Overview Clock Mode Register The different clock modes	
Example (FIFO replay) Limits of segment size, memory size Buffer handling Output latency Data organization Sample format Hardware data conversion Clock generation Overview Clock Mode Register The different clock modes Details on the different clock modes Standard internal sampling clock (PLL)	

Trigger modes and appendant registers	
General Description	
Trigger Engine Overview	
Trigger masks	
Trigger OR mask	
Trigger AND mask	
Software trigger	
Force- and Enable trigger	
Trigger delay	
Trigger Counter	
Main external window trigger (Ext0/Trg0)	247
Trigger Mode	247
Trigger Input Termination	
Trigger Input Coupling	
Secondary external level trigger (Ext1/Trg1)	
Trigger Mode	
Trigger level	
Detailed description of the external analog trigger modes	
Multi Purpose I/O Lines	
On-board I/O lines (X0, X1, X2)	253
Programming the behavior	253
Using asynchronous I/O	254
Special behavior of trigger output	254
Using synchronous digital outputs	255
Mode Multiple Replay	
Trigger Modes	
Programming examples	
Replay modes	
Standard Mode	
FIFO Mode	
Limits of segment size, memory size	
Programming the behavior in pauses and after replay	
Mode Gated Replay	941
Generation Modes	
Standard Mode	
Examples of Standard Standard Gated Replay with the use of SPC_LOOPS parameter	
FIFO Mode	
Examples of Fifo Gated Replay with the use of SPC_LOOPS parameter	
Limits of segment size, memory size	
Trigger	
Detailed description of the external analog trigger modes	
Programming examples	
Programming the behavior in pauses and after replay	20/
Sequence Replay Mode	268
Theory of operation	268
Define segments in data memory	
Define steps in sequence memory	268
Programming	269
Gathering information	
Setting up the registers	269
Changing sequences or step parameters during runtime	271
Changing data patterns during runtime	271
Synchronization	271
Programming example	272

Common Section	273
Pulse Generator (Firmware Option)	274
General Information	
Principle of Operation	
Setting up the Pulse Generator	
Enabling, disabling and resetting a pulse generator	
Defining the basic pulse parameters	276
Delaying (phase shifting) the Outputs	
Defining the trigger behavior	
Configuring the pulse generator's trigger source	
Configuring Multi Purpose lines to output generated pulses	
Programming Example	
Option Embedded Server	
Accessing the Embedded Server	
SSH Connection Login	
Mounting network folders	
Access to NTP (Network Time Protocol)	
Editors	
Installing packages	
Programming	
Accessing the cards	283
Examples	
Autostart	
LEDs	284
Appendix	285
Error Codes	
Spectrum Knowledge Base	
Temperature sensors	
Temperature read-out registers	
Temperature hints	
44xx temperatures and limits	
Details on M4i/M4x cards I/O lines	
Multi-Purpose I/O Lines	
Interfacing with clock input	
Interfacing with clock output	
Abbreviations	289
List of Figures	290
List of Tables	292
	272

Safety Instructions

This chapter contains information about the following topics:

- General safety information
- Requirements for users and duties for operators
- Intended use
- Markings and Labelling

Symbols and Safety Labels

Table 1: Symbols and Safety Labels

Label	Where	Description
	Cards	ESD symbol Parts can be damaged by electrostatic discharge. Follow these precautions: Avoid touching pins, leads, or circuitry. Always be properly grounded when touching a static-sensitive component or assembly.
\rightarrow	NETBOX chassis	GND symbol To enhance the immunity of the equipment against conducted and radiated RF disturbance, sensitive electrical circuits are connected to the chassis.
		Protective Conductor Class I This movable devices of protection class I is equipped with a cable with additional protective conductor and a protective contact plug. The device may only be connected to the protective conductor system of the fixed electrical installation, which is at ground potential.
CE	Products	Labelling for CE conformity Spectrum confirms with the CE marking affixed to the product or its packaging that the product complies with the product-specific applicable European directives. The CE declaration of conformity for the product is available upon request.
X	Products	Labelling for WEEE The WEEE symbol on the product or its packaging indicates that the product must not be disposed of with other waste. The user is obliged to collect the old devices separately and to make them available to the WEEE take-back system for recycling.
X	NETBOX chassis	Labelling for battery disposal Batteries must not be disposed of with household waste. You are legally obliged to return old batteries so that proper disposal can be guar- anteed. You can dispose of used batteries at a municipal collection point or in local stores
	Manual	Important part of the manual with safety related content
W.	Manual	Additional information inside the manual which helps to understand a topic in more detail

General safety information

Carefully read the documentation (Installation manual and hardware manual) that belongs to the product prior to the start-up. Please observe the product safety instructions and the following safety notices to avoid health issues or damage to the device.

The manufacturer does not assume any liability for damages resulting from improper handling, unintended use or non-observance of the safety precautions.

Applicable regulations and laws governing the location and use of the product must be observed and all accident prevention and occupational safety regulations must be complied with.

Requirements for users and duties for operators

The product may be assembled, operated and maintained only if you have the necessary qualification and experience for this product. Improper use or use by a user without sufficient qualification can lead to damages or injuries to one's health or damages to property. The assembler of the system is responsible for the safety of any system incorporating the equipment.

General safety at work

The existing regulations for safety at work and accident prevention must be followed. All applicable regulations and statutes regarding operation must be strictly followed when using this product.

Bringing the product into service

The following steps need to be done when first bringing the product into service:

- Please check the content of the delivery against the above stated packing list upon first opening of the package
- Check the products before connecting them to any power source for any damages. Do not connect a damaged product to any power source
- Be sure to have the correct knowledge to install this product
- Carefully read the installation manual and take the stated precautions
- Follow the installation process step by step as described in this manual
- The product relies on proper cooling as described in this manual. Make sure to avoid to restrict the airflow to any part. Do not cover or block any cooling fans or cooling vents

Intended use

Application area of the product

The device has been developed for indoor use in controlled laboratory and industrial environments not exceeding an operating height of 2000 m and for an ambient temperature of 0°C to +40°C with non-condensing humidity up to 10% to 90%.

Requirements for the technical state of the product

The product is designed in accordance with state-of-the-art technology and recognized safety rules. The product may be operated only in a technically flawless condition and according to the intended purpose and with regard to safety and dangers as stated in the respective product documentation. If the product is not used according to its intended purpose, the protection of the product may be impaired.

Requirements for operation

Use the product only according to the specifications in the corresponding User's Guide. With any deviating operation, the product safety is no longer ensured.

The use of the product is permitted only in accordance with the specifications and information of the respective user manual. Product safety is not guaranteed in the event of deviating use. Use in wet or humid environments or in potentially explosive areas is not permitted.

The installer is responsible for the safety of the system in which the device is installed.

Electrical safety and power supply

Observe the regulations applicable at the operating location concerning electrical safety as well as the laws and regulations concerning work safety! Connect only current circuits with safety extra-low voltage in accordance with EN 61140 (degree of protection III) to the connections of the module.

Ensure that the connection and setting values are being followed (see the information in the chapter "Technical data"). Do not apply any voltages to the connections of the module that do not correspond to the specifications of the respective connection. When setting up the appliance, care must be taken to ensure that the power plug of the chassis is easily accessible and the power cable can be unplugged in the event of an emergency shut-down.

Use only approved cables at the connections of the product. Adhere to the maximum permissible cable lengths! Do not use any damaged cables! Never apply force to insert a plug into a socket. Ensure that there is no contamination in and on the connection, that the plug fits the socket, and that you correctly aligned the plugs with the connection.

There is no danger from the device in case of power supply interruption or shut down.

Requirements for the location

The housing and the connectors of the module as well as the plug connectors of the cables meet the degree of protection IP20. Position the module on a smooth, level and solid underground. The module or the module stack must always be securely fastened.

The functionality and safety of the device is only guaranteed at operation conditions of IP20 and contamination class II up to a light contamination by non-conductive materials.

Requirements on the ventilation

Keep the module away from heat sources and protect it against direct exposure to the sun. The free space above and behind the module must be selected so that sufficient air circulation is ensured. During normal operation there are no hot surfaces that pose any danger to the operator.

Maintenance

The product is maintenance-free.

<u>Repair/Service</u>

In the event of a necessary repair, the product must be returned to the manufacturer. Before returning any good get in contact with the support group and obtain a RMA code. The support group can be reached by email: Support@spec.de

Please ensure suitable packaging to avoid damage during transport.

World-wide service address is:

Spectrum Instrumentation GmbH Ahrensfelder Weg 13-17 22927 Grosshansdorf Germany

Cleaning the module housing (NETBOX devices, cables, amplifiers, systems only)

Use a dry or lightly moistened, soft cloth for cleaning the module housing. Do not user any sprays, solvents or abrasive cleaners which could damage the housing. Ensure that no moisture enters the housing. Never spray cleaning agents directly onto the module.

Opening the module (NETBOX devices, amplifiers only)

Do not open or change the module housing! Work on the module housing may only be performed by the manufacturer.

Dismounting parts of the card (instrument card only)

Do not dismount any part of the card like modules, front plates or internal cable connections.

Markings and Labelling

The product complies with the current European directives on CE marking. A CE declaration of conformity is available on request.

The product complies with the current European Directives on the Use of Certain Hazardous Substances (RoHS-3) 2015/863/EU).

According to the European directive WEEE (Waste Electrical and Electronic Equipment), the user is obliged to return the product to the system for collection, treatment and recycling of waste electronic equipment. Disposal via residual waste is not permitted.

Up-to-date information on notifiable substances according to REACH regulation (EC) No 1907 /2006 can be quoted on request.

Packing list

The following items are containing in the packing. Some of these items need to be ordered separately as an option.

Table 2: Packing List

Item	Contained	Description
digitizer/generator/hybridNETBOX	Yes	Ordered NETBOX type inside ESD safety bag with integrated power supply as ordered
Power Connection Cable	Yes (AC version only)	Matching your country power plugs
19″ Rack Mounting kit	Optional	Two rack mounting extensions for self mounting
Manual	Yes	Printed Installation Manual
USB Stick	Yes	Containing drivers, software and programming manuals
Cables	Optional	Ordered cables, each packed in own bag

Introduction

Preface

This manual provides detailed information on the hardware features of your Spectrum instrument. This information includes technical data, specifications, block diagrams and a connector description.

In addition, this guide takes you through the process of installing and recognizing your hardware and also describes the installation of the delivered driver package for each operating system.

Finally this manual provides you with the complete software information of the hardware and the related driver. The reader of this manual will be able to control the instrument from any PC system with one of the supported operating systems and one of the supported operating software packages.

Please note that this manual provides no description for specific driver parts such as those for IVI, LabVIEW or MATLAB. These driver manuals are available on USB-Stick or on the Spectrum website.

For any new information on the board as well as new available options or memory upgrades please contact our website www.spectrum-instrumentation.com. You will also find the current driver package with the latest bug fixes and new features on our site.

Please read this manual carefully before you install any hardware or software. Spectrum is not responsible for any hardware failures resulting from incorrect usage.



General Information

The hybridNETBOX DN2.82x series internally consists of a Digitizer and a arbitrary waveform generator (AWG) that can run together when being externally synchronized or independently.

That allows simultaneous data generation and data acquisition for stimulus-response tests, ATE applications, MIMO applications or closedloop applications.

Used independently, the digitizer can acquire test data in the field and the AWG can replay this test data in lab. The hybridNETBOX offers 14 bit or 16 bit ADC resolution for the digitizer part and 16 bit DAC resolution for the generator part and is available with sampling rates of 500 MS/s or 250 MS/s for the digitizer part and 625 MS/s or 1.25 GS/s for the generator part. The device can be installed anywhere in the company LAN and can be remotely controlled from a host PC

Application examples: Laboratory equipment, Super-sonics, LDA/PDA, Radar, Spectroscopy.

hybridNETBOX Overview

The series of hybridNETBOX products are remote powerful digitizer instruments with GBit Ethernet connection following the LXI Core 2011 standard. The proven internal digitizer and generator modules, a stable chassis, an embedded remote controller, sufficient air cooling and standard BNC connectors form an unique instrument that opens a lot of new application areas.

The hybridNETBOX can be either directly connected to a PC or Laptop or it can be connected to a company/institute LAN and can be accessed from any PC within that LAN. Using the hybridNETBOX offers the following benefits and new possibilities compared to digitizer plug-in cards:

- Use a powerful digitizer and/or generator without opening the PC and without mounting hardware inside the PC.
- Share the digitizer and generator within a group of engineers that only need the instrument from time to time.
- Place the digitizer/generator directly near the signal sources and control it remotely from the desk.
- Use the instrument at different location without moving a complete system. One just needs the hybridNETBOX, a few cables and a Laptop.
- Use the device as s mobile data acquisition or generation device with a DC power option (DN2.xxx only).

Internal Digitizer and Generator Module(s)

The hybridNETBOX products internally consist of one digitizer module and one generator module that are accessed and programmed in a similar way as the Spectrum digitizer or generator cards themselves.



Image 1: Example of hybridNETBOX

Accessing the hybridNETBOX by software therefore is nearly identical to accessing the same plug-in cards. Throughout the manual all programming and software usage will be described for the internal digitizer module and generator module.

Differences between plain cards and digitizer modules inside the hybridNETBOX

Feature	Plain M4i-Express digitizer card	Installed as digitizer inside hybridNETBOX DN2.82x
Option Star-Hub	Option can be ordered and allows to connect 8 cards	Option installed internally in all hybridNETBOXes
Standard Memory	2 GSamples per card: M4i.44xx	2 GSamples on digitizer module in DN2.82x
Maximum Memory	2 GSamples per card: M4i.44xx	2 GSamples on digitizer module in DN2.82x
Feature	Plain M2p-Express digitizer card	Installed as digitizer inside hybridNETBOX DN2.80x and DN2.81x
Option Star-Hub	Option can be ordered and allows to connect either 6 or 16 cards	Option installed internally in all hybridNETBOXes
Standard Memory	512 MSamples per card: M2p.59xx	512 MSamples on digitizer module in DN2.80x and DN2.81x
Maximum Memory	512 MSamples per card: M2p.59xx	512 MSamples on digitizer module in DN2.80x and DN2.81x

Differences between plain cards and generator modules inside the hybridNETBOX

Feature	Plain M4i-Express generator card	Installed as generator inside hybridNETBOX DN2.82x
Option Star-Hub	Option can be ordered and allows to connect 8 cards	Option installed internally in all hybridNETBOXes
Standard Memory	2 GSamples per card: M4i.66xx	2 GSamples on generator module in DN2.82x
Maximum Memory	2 GSamples per card: M4i.66xx	2 GSamples on generator module in DN2.82x
Feature	Plain M2p-Express generator card	Installed as generator inside hybridNETBOX DN2.80x and DN2.81x
Option Star-Hub	Option can be ordered and allows to connect either 6 or 16 cards	Option installed internally in all hybridNETBOXes
Standard Memory	512 MSamples per card: M2p.65xx	512 MSamples on generator module in DN2.80x and DN2.81x
Maximum Memory	512 MSamples per card: M2p.65xx	512 MSamples on generator module in DN2.80x and DN2.81x

Overview of the internal modules inside the DN2.82x hybridNETBOX

Digitizer module

Table 3: hybridNETBOX models and internal digitizer modules

hybridNETBOX model	Resolution	Single-Ended Differential	Max Speed	Number of Modules	Digitizer Module Type	Carries Star-Hub	Available as	Memory per module	Max memory per module
DN2									
DN2.822-02	16 Bit	2 x SE	250 MS/s	1 module	M4i.4420-x8	no	INST0	2 GSamples	2 GSamples
DN2.822-04	16 Bit	4 x SE	250 MS/s	1 modules	M4i.4421-x8	no	INST0	2 GSamples	2 GSamples
DN2.825-02	14 Bit	2 x SE	500 MS/s	1 module	M4i.4450-x8	no	INST0	2 GSamples	2 GSamples
DN2.825-04	14 Bit	4 x SE	500 MS/s	1 modules	M4i.4451-x8	no	INST0	2 GSamples	2 GSamples
DN2.827-02	16 Bit	2 x SE	180 MS/s	1 module	M4i.4470-x8	no	INST0	2 GSamples	2 GSamples
DN2.827-04	16 Bit	4 x SE	180 MS/s	1 modules	M4i.4471-x8	no	INST0	2 GSamples	2 GSamples
DN2.828-02	14 Bit	2 x SE	400 MS/s	1 module	M4i.4480-x8	no	INST0	2 GSamples	2 GSamples
DN2.828-04	14 Bit	4 x SE	400 MS/s	1 modules	M4i.4481-x8	no	INST0	2 GSamples	2 GSamples

Generator module

Table 4: hybridNETBOX models and internal AWG modules

hypridNETBOX model	Resolution	Single-Ended Differential	Max Speed	Number of Modules	Generator Module Type	Carries Star-Hub	Available as	Memory per module	Max memory per module
DN2									
DN2.822-02	16 Bit	2 x SE	1.25 GS/s	1 module	M4i.6631-x8	no	INST1	2 GSamples	2 GSamples
DN2.822-04	16 Bit	4 x SE	625 MS/s	1 modules	M4i.6622-x8	no	INST1	2 GSamples	2 GSamples
DN2.825-02	16 Bit	2 x SE	1.25 GS/s	1 module	M4i.6631-x8	no	INST1	2 GSamples	2 GSamples
DN2.825-04	16 Bit	4 x SE	625 MS/s	1 modules	M4i.6622-x8	no	INST1	2 GSamples	2 GSamples
DN2.827-02	16 Bit	2 x SE	1.25 GS/s	1 module	M4i.6631-x8	no	INST1	2 GSamples	2 GSamples
DN2.827-04	16 Bit	4 x SE	625 MS/s	1 modules	M4i.6622-x8	no	INST1	2 GSamples	2 GSamples
DN2.828-02	16 Bit	2 x SE	1.25 GS/s	1 module	M4i.6631-x8	no	INST1	2 GSamples	2 GSamples
DN2.828-04	16 Bit	4 x SE	625 MS/s	1 modules	M4i.6622-x8	no	INST1	2 GSamples	2 GSamples

As an example: a DN2.825-04 would be recognized and programmed inside the software as two cards:


- 1. Card: M4i.4451-x8 available as INSTO
- 2. Card: M4i.6622-x8 available as INST1

The auxiliary signals (such as clock, trigger, etc.) are connected to their respective modules as marked on the front plate.

Different models of the DN2.82x series

The following overview shows the different available models of the DN2.82x series. They differ in the number of available channels.

- DN2.822-02
- DN2.825-02
- DN2.827-02
- DN2.828-02



- DN2.822-04
- DN2.825-04
- DN2.827-04
- DN2.828-04



Additional options for DN2 products

19" Rack Mount Kit

The rack mount kit allows to mount the digitizerNETBOX/generatorNETBOX/hybridNETBOX into a standard 19" rack. The digitizerNETBOX/generatorNETBOX or hybridNETBOX DN2 recquires two height units of the 19" rack.




Image 2: 19" rack mount kit installed on DN2 netbox

Multiple digitizerNETBOX/generatorNETBOX/hybridNET-BOX products can be mounted one on top of the other.

It is not possible to mount two digitizerNETBOX/generatorNETBOX/hybridNETBOX DN2 products side by side into one 19" slot.

DC Power Supply

The DC power supply option is factory mounted and allows the connection of a DC source directly to the digitizerNETBOX/generatorNETBOX or hybridNETBOX.

AC Cable Options

The system is delivered with a connection cable meeting your countries power connection. Other power cables can be ordered separately to connect your products with your local power connection system. A comprehensive list of all world-wide power plugs in use can be found on the IEC (Interbational Electrotechnical Commission) website: http://www.iec.ch/worldplugs/

The following power cable options are available from Spectrum:

001: Universal Type for IEC Plug Type E and Type F

The power cable is suitable for Continental Europe, Korea and others.

Cab-Pwr-001: 180 cm cable to CEE 7/VII

002: IEC Plug Type B

The power cable complies to standards UL 62 and UL 1581 and is suitable for US, Canada, Taiwan and others.

Cab-Pwr-002: 180 cm cable for NEMA5-15P

003: IEC Plug Type G

The power cable is suitable for United Kingdom, Ireland, Hong Kong, Saudi Arabia and others.

Cab-Pwr-003: 180 cm cable to BS 1363A

004: IEC Plug Type J

The power cable is suitable for Switzerland and others.

Cab-Pwr-004: 180 cm cable for SEV type 12

005: IEC Plug Type I

The power cable is suitable for Mainland China, Australia, New Zealand, Argentina and others.

Cab-Pwr-005: 180 cm cable for AS 3112

006: IEC Plug Type M

The power cable is suitable for India, Singapore, South Africa and others.

Cab-Pwr-006: 180 cm cable for IEC 83-B

007: IEC Plug Type K

The power cable is suitable for Denmark and others.

Cab-Pwr-007: 180 cm cable for SR 107-2-D

008: IEC Plug Type H

The power cable is suitable for Israel.

Cab-Pwr-008: 180 cm cable for SI 32

009: IEC Plug Type B

The power cable complies to standard JIS C3306 and is suitable for Japan.

Cab-Pwr-009: 180 cm cable for NEMA5-15P

010: IEC Plug Type L

The power cable is suitable for Italy, Chile and others.

Cab-Pwr-010: 180 cm cable for CEI 23-16





















The Spectrum type plate

	¹ DN2.496-16						
	Mem: 1	GS	3	SN: (08085 ⁴		
Options:	5						
Board 1:	SN 08225	6 Bc	ard 2	2: SN	8226 7		
Version:	1 8	Prod.	wee	k: 18	8/2013 9		
MAC address: 00-03-2D-1E-8C-55 2							

Image 3: Spectrum type plate with all information found there

The Spectrum type plate, which consists of the following components, can be found on the back of all netbox products. Please check whether the printed information is the same as the information on your delivery note. All this information can also be read out by software:

- The digitizerNETBOX/generatorNETBOX type, consisting of the abbreviation for the digitizerNETBOX/generatorNETBOX chassis type (DN2 in this example), the model type (496 in this example) and the number of channels (16 in this example)
- 2 The MAC address of the device. The MAX address is fixed and cannot be changed by the user. To check the MAC address by software one can use the integrated web pages of the digitizerNETBOX/generatorNETBOX.
- 3 The installed complete data acquisition memory of the digitizerNETBOX/generatorNETBOX. As in our example there are two internal digitizer/generator modules installed the memory is shared between them. Each internal digitizer/generator module has 512 MSamples installed.
- (4) The serial number of the digitizerNETBOX/generatorNETBOX itself. This is the serial number also found on the delivery note.
- 5 Installed options of the digitizerNETBOX/generatorNETBOX.
- 6) The serial number of the first internal digitizer/generator module.
- The serial number of the second internal digitizer/generator module.
- 8 The hardware version of the digitizerNETBOX/generatorNETBOX. The hardware and firmware versions of the installed digitizer/generator modules are found using the Spectrum Control Center.
- 9 The date of production of the digitizerNETBOX/generatorNETBOX consisting of the calendar week and the year.

Please always supply us with the above information, especially the serial number in case of support request. That allows us to answer your questions as soon as possible. Thank you.


Hardware information

Clock In 0 0 Embedded Generator Clock Clock Out 0 0 Remote Trig 0 In Trig 1 In X0 I/O 0 0 Ethernet Trigger Controller 0-0 0-0 XIO Embedded X1 I/O 0 0 Web Server X2 I/O 0-0 Internal PCI Express Analog Control Ch 0 0 0 Memory ... Ch Max 0 -0 Clock In 0 0 Digitizer Clock Clock Out 0-0 Trig 0 In Trig 1 In X0 I/O 0 0 Trigger 0 0 0-0 XIO X1 I/O 0 0 Internal PCI Express X2 I/O 0-0 Analog Control Ch 0 0 -0 Memory ... Power Supply -O Power Ch Max 0 -0

Block diagram of hybridNETBOX DN2.82x:


Image 4: block diagram of hybridNETBOX structure including wiring of internal auxiliary signals

• The number of maximum channels is model dependent.



Block diagram of the internal digitizer module:

Image 5: block diagram of internal digitizer module



Block diagram of the internal generator module:

Image 6: block diagram of internal AWG module

hybridNETBOX Technical Data - Digitizer

Only figures that are given with a maximum reading or with a tolerance reading are guaranteed specifications. All other figures are typical characteristics that are given for information purposes only. Figures are valid for products stored for at least 2 hours inside the specified operating temperature range, after a 30 minute warm-up, after running an on-board calibration and with proper cooled products. All figures have been measured in lab environment with an environmental temperature between 20°C and 25°C and an altitude of less than 100 m.

Analog Inputs

Resolution	130 MS/s up to 250 MS/s	16 bit (441, 442, 447, 822, 827)			
Resolution	400 MS/s and 500 MS/s	14 bit (445, 448, 825, 828)			
Input Type		Single-ended			
ADC Differential non linearity (DNL)	ADC only	±0.5 LSB (14 Bit ADC), ±0.4 LSB (16 Bit A	ADC)		
ADC Integral non linearity (INL)	ADC only	±2.5 LSB (14 Bit ADC), ±10.0 LSB (16 Bit ADC)			
ADC Word Error Rate (WER)	max. sampling rate	10-12			
Channel selection	software programmable	1, 2, or 4 (maximum is model dependent)			
Bandwidth filter	activate by software	20 MHz bandwidth with 3rd order Butterv	vorth filtering		
Input Path Types	software programmable	50 Ω (HF) Path	Buffered (high impedance) Path		
Analog Input impedance	software programmable	50 Ω	1 MΩ 25 pF or 50 Ω		
Input Ranges	software programmable	±500 mV, ±1 V, ±2.5 V, ±5 V	±200 mV, ±500 mV, ±1 V, ±2 V, ±5 V, ±10 V		
Programmable Input Offset	Frontend HW-Version < V9	not available	not available		
Programmable Input Offset	Frontend HW-Version >= V9	–100%0% on all ranges	–100%0% on all ranges except ±1 V and ±10 V		
Input Coupling	software programmable	AC/DC	AC/DC		
Offset error (full speed)	after warm-up and calibration	< 0.1% of range	< 0.1% of range		
Gain error (full speed)	after warm-up and calibration	< 1.0% of reading	< 1.0% of reading		
Offset temperature drift	after warm-up and calibration	typical 5 ppm/°K			
Gain temperature drift	after warm-up and calibration	typical 45 ppm/°K			
Over voltage protection	$range \le \pm 1V$	2 Vrms	±5 V (1 MΩ), 5 Vrms (50 Ω)		
Over voltage protection	$range \geq \pm 2V$	6 Vrms	±30 V (1 MΩ), 5 Vrms (50 Ω)		
Max DC voltage if AC coupling active		±30 V	±30 V		
Relative input stage delay		Bandwidth filter disabled: 0 ns Bandwidth filter enabled: 14.7 ns	Bandwidth filter disabled: 3.8 ns Bandwidth filter enabled: 18.5 ns		
Crosstalk 1 MHz sine signal	range ±1V	≤96 dB	≤93 dB		
Crosstalk 20 MHz sine signal	range ±1V	≤82 dB	≤82 dB		
Crosstalk 1 MHz sine signal	range ±5V	≤97 dB	≤85 dB		
Crosstalk 20 MHz sine signal	range ±5V	≤82 dB	≤82 dB		
Calibration	Internal	Self-calibration is done on software command and corrects against the onboard references. S calibration should be issued after warm-up time.			
Calibration	External	External calibration calibrates the on-board constants are stored in nonvolatile memory	d references used in self-calibration. All calibration		
		A consideration of a strength of the second second	J]		

A yearly external calibration is recommended.

	M4i.441x M4x.441x DN2.441-xx DN6.441-xx	M4i.442x M4x.442x DN2.442-xx DN6.442-xx DN2.822-xx	M4i.445x M4x.445x DN2.445-xx DN6.445-xx DN2.825-xx	M4i.447x M4x.447x DN2.447-xx DN6.447-xx DN2.827-xx	M4i.448x M4x.448x DN2.448-xx DN6.448-xx DN6.448-xx DN2.828-xx
lower bandwidth limit (DC coupling)	0 Hz	0 Hz	0 Hz	0 Hz	0 Hz
lower bandwidth limit (AC coupled, 50 Ω)	< 30 kHz	< 30 kHz	< 30 kHz	< 30 kHz	< 30 kHz
lower bandwidth limit (AC coupled, 1 M Ω)	< 2 Hz	< 2 Hz	< 2 Hz	< 2 Hz	< 2 Hz
-3 dB bandwidth (HF path, AC coupled, 50 Ω)	65 MHz	125 MHz	250 MHz	125 MHz	250 MHz
Flatness within ±0.5 dB (HF path, AC coupled, 50 Ω)	40 MHz	80 MHz	160 MHz	80 MHz	160 MHz
-3 dB bandwidth (Buffered path, DC coupled, 1 M Ω)	50 MHz	85 MHz	85 MHz (V1.1) 125 MHz (V1.2)	85 MHz	125 MHz (V1.2)
-3 dB bandwidth (bandwidth filter enabled)	20 MHz	20 MHz	20 MHz	20 MHz	20 MHz

<u>Trigger</u>

Available trigger modes Channel trigger level resolution Trigger engines	software programmable software programmable	Channel Trigger, External, Software, Window, Re-Arm, Or/And, Delay, PXI (M4x only) 14 bit 1 engine per channel with two individual levels, 2 external triggers
Trigger edge Trigger delay Multi, Gate, ABA: re-arming time	software programmable software programmable	Rising edge, falling edge or both edges 0 to (8GSamples - 16) = 8589934576 Samples in steps of 16 samples 40 samples (+ programmed pretrigger)
Pretrigger at Multi, ABA, Gate, FIFO, Boxcar Posttrigger Memory depth	software programmable software programmable software programmable	16 up to [8192 Samples in steps of 16) 16 up to 8G samples in steps of 16 (defining pretrigger in standard scope mode) 32 up to [installed memory / number of active channels] samples in steps of 16
Multiple Recording/ABA segment size, Boxcar Trigger accuracy (all sources)	software programmable	32 up to [installed memory / 2 / active channels] samples in steps of 16 1 sample
Boxcar (high-resolution) average factor	software programmable	2, 4, 8, 16, 32, 64, 128 or 256
Timestamp modes Data format	software programmable	Standard, Startreset, external reference clock on X0 (e.g. PPS from GPS, IRIG-B) Std., Startreset: 64 bit counter, increments with sample clock (reset manually or on start) RefClock: 24 bit upper counter (increment with RefClock) 40 bit lower counter (increments with sample clock, reset with RefClock)
Extra data Size per stamp	software programmable	none, acquisition of X0/X1/X2 inputs at trigger time, trigger source (for OR trigger) 128 bit = 16 bytes


Introduction

External trigger		Ext0	Ext1
External trigger impedance	software programmable	50 Ω /1 kΩ	1 kΩ
External trigger coupling	software programmable	AC or DC	fixed DC
External trigger type		Window comparator	Single level comparator
External input level		±10 V (1 kΩ), ±2.5 V (50 Ω),	±10 V
External trigger sensitivity (minimum required signal swing)		2.5% of full scale range	2.5% of full scale range = 0.5 V
External trigger level	software programmable	±10 V in steps of 10 mV	±10 V in steps of 10 mV
External trigger maximum voltage		±30V	±30 V
External trigger bandwidth DC	50 Ω 1 kΩ	DC to 200 MHz DC to 150 MHz	n.a. DC to 200 MHz
External trigger bandwidth AC	50 Ω	20 kHz to 200 MHz	n.a.
Minimum external trigger pulse width		≥ 2 samples	≥ 2 samples

Frequency Response M4i.445x, M4x.445x, DN2.445-xx, DN6.445-xx and DN2.825-xx

Sampling Rate 500 MS/s


HF Path 50 Ω , AC coupling, no filter Buffered Path 1 M Ω , AC Coupling, no filter



Buffered ±200 mV _____ Buffered ±500 mV _____ Buffered ±1 V ------ HF ±500 mV ------ HF ±1 V


Frequency Response M4i.442x, M4x.442x, DN2.442-xx, DN6.442-xx and DN2.822-xx

Sampling Rate 250 MS/s HF Path 50 $\Omega,$ AC coupling, no filter Buffered Path 1 M $\Omega,$ AC Coupling, no filter



Frequency Response M4i.441x, M4x.441x, DN2.441-xx and DN6.441-xx

Sampling Rate 130 MS/s HF Path 50 Ω, AC coupling, no filter Buffered Path 1 MΩ, AC Coupling, no filter



<u>Clock</u>

Clock Modes	software programmable	internal PLL, external reference clock, Star-Hub sync (digitizerNETBOX and M4i only), PXI Refer- ence Clock (M4x only)
Internal clock accuracy		≤ ±20 ppm
Internal clock setup granularity	standard clock mode	divider: maximum sampling rate divided by: 1, 2, 4, 8, 16, up to 131072 (full gain accuracy)
Internal clock setup granularity	special clock mode only	1 Hz (reduced gain accuracy when using special clock mode), only available for single cards (no star-hub), for digitizerNETBOX only available for models with one internal digitizer.
Clock setup range gaps	special clock mode only	un-setable clock speeds: 17.5 MHz to 17.9 MHz, 35.1 MHz to 35.8 MHz, 70 MHz to 72 MHz, 140 MHz to 144 MHz, 281 MHz to 287 MHz
External reference clock range	software programmable	\geq 10 MHz and \leq 1 GHz
External reference clock input impedance		50 Ω fixed
External reference clock input coupling		AC coupling
External reference clock input edge		Rising edge
External reference clock input type		Single-ended, sine wave or square wave
External reference clock input swing	square wave	0.3 V peak-peak up to 3.0 V peak-peak
External reference clock input swing	sine wave	1.0 V peak-peak up to 3.0 V peak-peak
External reference clock input max DC voltage		±30 V (with max 3.0 V difference between low and high level)
External reference clock input duty cycle requirement		45% to 55%
Internal ADC clock output type		Single-ended, 3.3V LVPECL
Internal ADC clock output frequency	standard clock mode	Fixed to maximum sampling rate/2 (250 MS/s, 200 MS/s, 125 MS/s,)
Internal ADC clock output frequency	special clock mode	445x, 825 models (500 MS/s): ADC clock/2 in the range between 40 MS/s and 250 MS/s 448x, 828 models (400 MS/s): ADC clock/2 in the range between 40 MS/s and 200 MS/s 442x, 822 models (250 MS/s): ADC clock/2 in the range between 20 MS/s and 120 MS/s 447x, 827 models (180 MS/s): ADC clock/2 in the range between 20 MS/s and 60 MS/s
Star-Hub synchronization clock modes	software selectable	Standard clock mode with internal reference (maxmimum clock + divider), Standard clock mode with external reference (maxmimum clock + divider) special clock mode not allowed, except: 445 series (500 MS/s) can also run with 400 MS/s and divided clock for synchronization 442 series (250 MS/s) can also run with 180 MS/s and divided clock for synchronization
ABA mode clock divider for slow clock	software programmable	16 up to (128k - 16) in steps of 16
Channel to channel skew on one card		< 60 ps (typical)
Skew between star-hub synchronized cards		< 130 ps (typical, preliminary)

	M4i.441x M4x.441x DN2.441-xx DN6.441-xx	M4i.442x M4x.442x DN2.442-xx DN6.442-xx DN2.822-xx	M4i.445x M4x.445x DN2.445-xx DN6.445-xx DN2.825-xx	M4i.447x M4x.447x DN2.447-xx DN6.447-xx DN2.827-xx	M4i.448x M4x.448x DN2.448-xx DN6.448-xx DN2.828-xx
ADC Resolution	16 bit	16 bit	14 bit	16 bit	14 bit
max sampling clock	130 MS/s	250 MS/s	500 MS/s	180 MS/s	400 MS/s
min sampling clock (standard clock mode)	3.814 kS/s	3.814 kS/s	3.814 kS/s	3.814 kS/s	3.814 kS/s
min sampling clock (special clock mode)	0.610 kS/s	0.610 kS/s	0.610 kS/s	0.610 kS/s	0.610 kS/s

Block Average Signal Processing Option M4i.44xx/M4x.44xx/DN2.44x/DN6.44x/DN2.82x Series

Minimum Waveform Length Minimum Waveform Stepsize Maximum Waveform Length Maximum Waveform Length Maximum Waveform Length Minimum Number of Averages Maximum Number of Averages	1 channel active 2 channels active 4 or more channels active	Firmware ≥ V1.14 (since August 2015) 32 samples 16 samples 128 kSamples 64 kSamples 32 kSamples 2 65536 (64k)	Firmware < V1.14 32 samples 16 samples 32 kSamples 16 kSamples 8 kSamples 2 65536 (64k)
Data Output Format Re-Arming Time between waveforms Re-Arming Time between end of average to start of next average	fixed	32 bit signed integer 40 samples (+ programmed pretrigger) Depending on programmed segment length, max 100 μs	32 bit signed integer 40 samples (+ programmed pretrigger) 40 samples (+ programmed pretrigger)

Block Statistics Signal Processing Option M4i.44xx/M4x.44xx/DN2.44x/DN6.44x/DN2.82x Series

Minimum Waveform Length		32 samples
Minimum Waveform Stepsize		16 samples
Maximum Waveform Length	Standard Acquisition	2 GSamples / channels
Maximum Waveform Length	FIFO Acquisition	2 GSamples
Data Output Format	fixed	32 bytes statistics summary
Statistics Information Set per Waveform		Average, Minimum, Maximum, Position Minimum, Position Maximum, Trigger Timestamp
Re-Arming Time between Segments		40 samples (+ programmed pretrigger)

Multi Purpose I/O lines (front-plate)

	three, named X0, X1, X2
software programmable	Asynchronous Digital-In, Synchronous Digital-In, Timestamp Reference Clock
	10 kΩ to 3.3 V
	-0.5 V to +4.0 V
	3.3 V LVTTL (Low \leq 0.8 V, High \geq 2.0 V)
	125 MHz
software programmable	Asynchronous Digital-Out, Trigger Output, Run, Arm, PLL Refclock, System Clock
	50 Ω
	3.3 V LVTTL
	3.3V LVTTL, TTL compatible for high impedance loads
	Capable of driving 50 Ω loads, maximum drive strength ±48 mA
14bit or 16 bit ADC resolution	sampling clock
7 bit or 8 bit ADC resolution	Current sampling clock ≤ 1.25 GS/s : sampling clock Current sampling clock > 1.25 GS/s and ≤ 2.50 GS/s : ½ sampling clock Current sampling clock > 2.50 GS/s and ≤ 5.00 GS/s : ½ sampling clock
	software programmable 14bit or 16 bit ADC resolution

Option M4i.xxxx-PulseGen

Number of internal pulse generators Number of pulse generator output lines Time resolution of pulse generator

Programmable output modes Programmable trigger sources Programmable trigger gate Programmable length (frequency) Programmable width (duty cycle) Programmable delay Programmable loops Output level of digital pulse generators 4 3 (Existing multi-purpose outputs X0 to X2) Pulse generator's sampling rate is derived from instrument's sampling rate and value can be read out. Maximum possible pulse generator update rate is 22xx: 156.25 MS/s (6.4 ns) 23xx: 156.25 MS/s (6.4 ns) 44xx: 125.00 MS/s (6.4 ns) 65xx: 156.25 MS/s (6.4 ns) Single-shot, multiple repetitions on trigger, gated Software, Card Trigger, Other Pulse Generator, XIO lines. None, ARM state, RUN state 2 to 4G samples in steps of 1 (32 bit) 1 to 4G samples in steps of 1 (32 bit) 0 to 4G samples in steps of 1 (32

RMS Noise Level (Zero Noise), typical figures

		M4i.445x, M4x.445x, DN2.445-xx, DN6.445-xx and DN2.825-xx, 14 Bit 500 MS/s M4i.448x, M4x.448x, DN2.448-xx, DN6.448-xx and DN2.828-xx, 14 Bit 400 MS/s													
Input Range	±20	0 mV	±50	0 mV	t	1	±ź	2 V	±2.	.5 V	±	5 V	±10 V		
Voltage resolution	24.	4 μV	61.	61.0 μV		122.1 μV		244.1 μV		.2 μV	610.4 μV		1.2	2 mV	
HF path, DC, fixed 50 Ω			<1.9 LSB	<116 µV	<1.9 LSB	<232 μV			<1.9 LSB	<580 μV	<1.9 LSB	<1.16 mV			
Buffered path, full bandwidth	<3.8 LSB	<93 µV	<2.7 LSB	<165 µV	<2.1 LSB	<256 μV	<3.8 LSB	<928 µV			<2.7 LSB	<1.65 mV	<2.0 LSB	<2.44 mV	
Buffered path, BW limit active	<2.2 LSB	<54 μV	<2.0 LSB	<122 µV	<2.0 LSB	<244 μV	<3.2 LSB	<781 µV			<2.3 LSB	<1.40 mV	<2.0 LSB	<2.44 mV	

M4i.442x, M4x.442x, DN2.442-xx, DN6.442-xx and DN2.822-xx, 16 Bit 250 MS/s

		M4I.447X, M4X.447X, DN2.447-XX, DN0.447-XX and DN2.827-XX, TO Bit 180 M5/5												
Input Range	±20	0 mV	±50	0 mV	=	±1	±	2 V	±2	.5 V	±	5 V	±l	0 V 0
Voltage resolution	6.	1 μV	15.	3 μV	30.	5 μV	61.	0 μV	76.	3 μV	152	.6 μV	305	.2 μV
HF path, DC, fixed 50 Ω			<6.9 LSB	<53 μV	<6.9 LSB	<211 µV			<6.9 LSB	<526 μV	<6.9 LSB	<1.05 mV		
Buffered path, full bandwidth	<11 LSB	<67 μV	<7.8 LSB	<119 µV	<7.1 LSB	<217 μV	<12 LSB	<732 μV			<8.1 LSB	<1.24 mV	<7.1 LSB	<2.17 mV
Buffered path, BW limit active	<7.9 LSB	<48 µV	<7.0 LSB	<107 µV	<6.9 LSB	<211 µV	<9.8 LSB	<598 μV			<7.2 LSB	<1.10 mV	<7.1 LSB	<2.17 mV

	1	M4i.441x, M4x.441x, DN2.441-xx and DN6.441-xx, 16 Bit 130 MS/s												
Input Range	±200 mV		±50	0 mV	±	1	±2 V		±2.5 V		±	5 V	±l	0 V
Voltage resolution (1)	6.	μV	15.3 μV		30.	5 μV	61.	0 μV	76.	3 μV	152.6 μV		305	.2 μV
HF path, DC, fixed 50 Ω			<5.9 LSB	<90 µV	<5.9 LSB	<180 µV			<5.9 LSB	<450 μV	<5.9 LSB	<900 μV		
Buffered path, full bandwidth	<8.5 LSB	<52 μV	<6.5 LSB	<99 µV	<5.9 LSB	<180 µV	<11 LSB	<671 μV			<7.0 LSB	<1.07 mV	<6.1 LSB	<1.86 mV
Buffered path, BW limit active	<7.0 LSB	<43 µV	<6.1 LSB	<93 µV	<5.9 LSB	<180 µV	<9.6 LSB	<586 μV			<6.7 LSB	<1.02 mV	<6.1 LSB	<1.86 mV

Dynamic Parameters

		M4i.445x, M4x.445x, DN2.445-xx, DN6.445-xx and DN2.825-xx, 14 Bit 500 MS/s M4i.448x, M4x.448x, DN2.448-xx, DN6.448-xx and DN2.828-xx, 14 Bit 400 MS/s											
Input Path		HF path, AC coupled, fixed 50 Ohm Buffered path, BW limit										I BW	
Test signal frequency		10 N	٨Hz		40 MHz	70 MHz	10 MHz			10 MHz	40 MHz	70 MHz	
Input Range	±500mV ±1V ±2.5V ±5V ±1V ±1V ±200mV ±500mV ±1V							±500mV	±500mV	±500mV			
THD (typ) (dB	<-75.9 dB	<-75.8 dB	<-75.2 dB	<-74.8 dB	<-72.5 dB	<-67.4 dB	<-71.4 dB	<-72.1 dB	<-68.6 dB	<-65.0 dB	<-58.6 dB	<-54.4 dB	
SNR (typ) (dB)	>67.8 dB	>67.9 dB	>68.0 dB	>68.0 dB	>69.5 dB	>67.5 dB	>67.5 dB	>68.0 dB	>68.1 dB	>67.3 dB	>65.8 dB	>65.6 dB	
SFDR (typ), excl. harm. (dB)	>88.1 dB	>88.6 dB	>85.2 dB	>85.3 dB	>88.0 dB	>87.8 dB	>87.3 dB	>88.4 dB	>87.5 dB	>89.0 dB	>88.9 dB	>88.8 dB	
SFDR (typ), incl. harm. (dB)	>80.1 dB	>80.0 dB	>77.4 dB	>77.3 dB	>74.0 dB	>69.9 dB	>78.1 dB	>73.5 dB	>69.8 dB	>67.5 dB	>60.8 dB	>56.0 dB	
SINAD/THD+N (typ) (dB)	>67.2 dB	>67.2 dB	>67.2 dB	>67.2 dB	>67.7 dB	>64.4 dB	>66.5 dB	>66.6 dB	>65.3 dB	>63.9 dB	>57.9 dB	>54.0 dB	
ENOB based on SINAD (bit)	>10.9 bit	>10.9 bit	>10.9 bit	>10.9 bit	>10.9 bit	>10.4 bit	>10.7 bit	>10.8 bit	>10.6 bit	>10.3 bit	>9.3 bit	>8.7 bit	
ENOB based on SNR (bit)	>11.0 bit	>11.0 bit	>11.0 bit	>11.0 bit	>11.0 bit	>10.9 bit	>10.9 bit	>11.0 bit	>11.0 bit	>10.9 bit	>10.6 bit	>10.6 bit	

		M4i.442x, M4x.442x, DN2.442-xx, DN6.442-xx and DN2.822-xx, 16 Bit 250 M5/s M4i.447x, M4x.447x, DN2.447-xx, DN6.447-xx and DN2.827-xx, 16 Bit 180 M5/s											
Input Path		HF path, AC coupled, fixed 50 Ohm Buffered path, BW limit Buffered path, full BV											
Test signal frequency	1 MHz		10 N	٨Hz		40 MHz		10 MHz		1 MHz	10 MHz	40 MHz	
Input Range	±ΙV	±500mV	±1V	±2.5V	±5V	±1V	±200mV	±500mV	±ΙV	±500mV	±500mV	±500mV	
THD (typ) (dB	<-73.1 dB	<-74.0 dB	<-74.1 dB	<-74.1 dB	<-74.1 dB	<-62.9 dB	<-73.2 dB	<-71.5 dB	<-69.0 dB	<-72.2 dB	<-67.5 dB	<49.8 dB	
SNR (typ) (dB)	>71.9 dB	>71.5 dB	>71.5 dB	>71.6 dB	>71.6 dB	>71.8 dB	>69.8 dB	>71.0 dB	>71.2 dB	>71.7 dB	>71.0 dB	>69.0 dB	
SFDR (typ), excl. harm. (dB)	>92.1 dB	>90.4 dB	>90.8 dB	>90.1 dB	>89.7 dB	>90.2 dB	>92.1 dB	>92.0 dB	>92.1 dB	>90.0 dB	>91.4 dB	>92.5 dB	
SFDR (typ), incl. harm. (dB)	>74.4 dB	>75.4 dB	>75.5 dB	>75.5 dB	>75.5 dB	>64.5 dB	>75.0 dB	>73.1 dB	>69.8 dB	>74.7 dB	>67.8 dB	>50.0 dB	
SINAD/THD+N (typ) (dB)	>69.8 dB	>69.6 dB	>69.6 dB	>69.6 dB	>69.6 dB	>62.2 dB	>68.5 dB	>68.2 dB	>67.0 dB	>68.8 dB	>66.4 dB	>48.9 dB	
ENOB based on SINAD (bit)	>11.3 bit	>11.2 bit	>11.2 bit	>11.3 bit	>11.3 bit	>10.0 bit	>11.1 bit	>11.0 bit	>10.8 bit	>11.1 dB	>10.7 bit	>7.8 bit	
ENOB based on SNR (bit)	>11.7 bit	>11.6 bit	>11.6 bit	>11.6 bit	>11.6 bit	>11.6 dB	>11.3 bit	>11.5 bit	>11.5 bit	>11.6 dB	>11.5 bit	>11.2 bit	

		M4i.441x, M4x.441x, DN2.441-xx and DN6.441-xx, 16 Bit 130 MS/s												
Input Path		HF pat	n, AC couple	ed, fixed 50) Ohm		Buffer	ed path, BV	/ limit	Buffered path, full BV				
Test signal frequency	1 MHz							10 MHz		1 MHz	10 MHz			
Input Range	±1V	±500mV	±1V	±2.5V	±5V		±200mV	±500mV	±1V	±500mV	±500mV			
THD (typ) (dB	<-72.6 dB	<-77.8 dB	<-77.5 dB	<-77.3 dB	<-77.1 dB		<-74.5 dB	<-73.9 dB	<-70.1 dB	<-73.5 dB	<73.4 dB			
SNR (typ) (dB)	>72.2 dB	>71.8 dB	>71.9 dB	>72.0 dB	>72.0 dB		>69.8 dB	>71.2 dB	>71.3 dB	>71.1 dB	>71.0 dB			
SFDR (typ), excl. harm. (dB)	>92.4 dB	>97.0 dB	>96.0 dB	>95.2 dB	>94.8 dB		>89.0 dB	>94.0 dB	>94.5 dB	>88.8 dB	>93.5 dB			
SFDR (typ), incl. harm. (dB)	>73.7 dB	>78.6 dB	>78.2 dB	>75.2 dB	>75.1 dB		>77.6 dB	>77.8 dB	>71.5 dB	>74.7 dB	>73.1 dB			
SINAD/THD+N (typ) (dB)	>69.4 dB	>70.8 dB	>70.8 dB	>70.9 dB	>70.8 dB		>69.0 dB	>69.7 dB	>68.2 dB	>69.2 dB	>69.2 dB			
ENOB based on SINAD (bit)	>11.2 bit	>11.5 bit	>11.5 bit	>11.5 bit	>11.5 bit		>11.2 bit	>11.3 bit	>11.0 bit	>11.2 bit	>11.2 bit			
ENOB based on SNR (bit)	>11.7 bit	>11.6 bit	>11.6 bit	>11.6 bit	>11.6 bit		>11.3 bit	>11.5 bit	>11.5 bit	>11.6 bit	>11.6 bit			

Dynamic parameters are measured at ± 1 V input range (if no other range is stated) and 50 Ω termination with the samplerate specified in the table. Measured parameters are averaged 20 times to get typical values. Test signal is a pure sine wave generated by a signal generator and a matching bandpass filter. Amplitude is >99% of FSR. SNR and RMS noise parameters may differ depending on the quality of the used PC. SNR = Signal to Noise Ratio, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range, SINAD = Signal Noise and Distortion, ENOB = Effective Number of Bits.

Noise Floor Plots (open inputs)

uffered Path	DN2.445-xx, DN6.445-xx, DN2.825-xx									DN2.442-x Sampling Rate		42-xx, I	DN2.822	M4i.441x, M4x.441x, DN2.441-xx, DN6.441-xx Sampling Rate 130 MS/s						
MΩ, AC 1 V range	0.40F5									0 dBPS					0.4975					
i i i unge	-30 dBTS									-20 dars					-30 diffs					
	-40.08FS								L	-40.6955					-40.695					-
	-co.ders							_	-	-60 d875					40 dBF5					
	-00.0075		_						-	0.093					-00.00F5					
	-soo aans						_		-	-100 dBPS					-sco dans					
	120 dirts	and the second second	CHARLES AND A		er och er		at and its of	the state of		- can ders Alforders and and a souther an other	ality and an area as a second	in Laurencer etter	ممرها مريضهم فقرب	ale the second second	-120 diffs Robits of a fit, or it carries	محجا حياتهم رتبقهم م	uluara di Katalana da	or and the state of the state o	te citta i social escata e cu	ara da
Path	2942 - 6344 (1994) - 1995 (1994) - 1995 (1995) - 1995 (199	6) MAX 80 MAX	200 1942	1207442 140	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	92 10 M	2 20 942	20144 24	N) M-2	NAME OF A DESCRIPTION	***			197 4 1971 139 Mai	10.990	2011 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	<u>ht hi bitt</u>	*))en A Distriction of the second		MR
Ω, AC 00 mV	0.49FS									0.40FS					0.40FS					
	-20 8875									-20 dars					-20 d8*5					-
	-10.6655							_		-10.6875					-40.6955					-
	-so aters								-	-so atris					-so ators					-
	40.695							_	+	-00.095					-80.69%					
	-100 dans							-	+	-100 dBPS					-100 dBPS					
										-120 dens					-120 68*5					

hybridNETBOX Technical Data - Arbitrary Waveform Generator



Only figures that are given with a maximum reading or with a tolerance reading are guaranteed specifications. All other figures are typical characteristics that are given for information purposes only. Figures are valid for products stored for at least 2 hours inside the specified operating temperature range, after a 30 minute warm-up, after running an on-board calibration and with proper cooled products. All figures have been measured in lab environment with an environmental temperature between 20°C and 25°C and an altitude of less than 100 m.

Analog Outputs

Resolution D/A Interpolation

1	6 bit
n	o interpolation
1.	A 4: 440. / MAA.

Resolution				
D/A Interpolation		no interpolation		
		M4i.662x/M4x.662x DN2.662/DN6.662x DN2.82x-04	M4i.663x/M4x.663x DN2.663/DN6.663 DN2.82x-02	high bandwidth version (1.25 GS/s + option -hbw)
Output amplitude into 50 Ω termination	software programmable	±80 mV up to ±2.5 V	±80 mV up to ±2 V	±80 mV up to ±480 mV
Output amplitude into high impedance loads	software programmable	±160 mV up to ±5 V	±160 mV up to ±4 V	±160 mV up to ±960 mV
Stepsize of output amplitude (50 Ω termination)		1 mV	1 mV	l mV
Stepsize of output amplitude (high impedance)		2 mV	2 mV	2 mV
10% to 90% rise/fall time of 0 V to 480 mV pulse		1.5 ns	1.1 ns	440 ps
10% to 90% rise/fall time of 0 V to 2000 mV pulse		1.5 ns	1.1 ns	n.a.
Output offset	fixed	0 V		
Output Amplifier Path Selection	automatically by driver	Low Power path: ±80 mV to ± High Power path: ±420 mV to		
Output Amplifier Setting Hysteresis	automatically by driver		s using low power path it will sw power path it will switch to low	
Output amplifier path switching time		10 ms (output disabled while s	witching)	
Filters	software programmable	bypass with no filter or one fixe	ed filter	
DAC Differential non linearity (DNL)	DAC only	±0.5 LSB typical		
DAC Integral non linearity (INL)	DAC only	±1.0 LSB typical		
Output resistance		50 Ω		
Output coupling		DC		
Minimum output load		0 Ω (short circuit safe)		
Output accuracy	Low power path High power path	±0.5 mV ±0.1% of programme ±1.0 mV ±0.2% of programme		
Offset temperature drift	after warm-up and calibration	TBD		
Gain temperature drift	after warm-up and calibration	TBD		
Calibration	External		the on-board references. All cali external calibration is recommer	
-		nor-volume memory. A yearry		lucu.
<u>Trigger</u>				
Available trigger modes	software programmable	External, Software, Window, R	e-Arm, Or/And, Delay, PXI (M4	x only)
Trigger edge	software programmable	Rising edge, falling edge or bo	oth edges	
Trigger delay	software programmable	0 to (8GSamples - 32) = 8589	934560 Samples in steps of 32	2 samples
Multi, Gate: re-arming time		40 samples		
Trigger to Output Delay	sample rate ≤ 625 MS/s sample rate > 625 MS/s	476.5 sample clocks + 16 ns	valid for all modes except SPCS valid for all modes except SPCS	SEQ_ENDLOOPONTRIG)
Memory depth	software programmable		umber of active channels] samp	•
Multiple Replay segment size	software programmable		2 / active channels] samples in s	steps of 16
Trigger accuracy (all sources)		1 sample		
Minimum external trigger pulse width		≥ 2 samples		
External trigger		Ext0	Ext1	
External trigger impedance	software programmable	50 Ω /1 kΩ	1 kΩ	
External trigger coupling	software programmable	AC or DC	fixed DC	
External trigger type		Window comparator	Single level compa	rator
External input level		±10 V (1 kΩ), ±2.5 V (50 Ω)		0.514
External trigger sensitivity (minimum required signal swing)		2.5% of full scale range	2.5% of full scale r	-
External trigger level	software programmable	±10 V in steps of 10 mV	±10 V in steps of 1	0 mV
External trigger maximum voltage		±30V	±30 V	
External trigger bandwidth DC	50 Ω 1 kΩ	DC to 200 MHz DC to 150 MHz	n.a. DC to 200 MHz	
External trigger bandwidth AC	50 Ω	20 kHz to 200 MHz	n.a.	
Minimum external trigger pulse width		≥ 2 samples	$\ge 2 \text{ samples}$	

Multi Purpose I/O lines (front-plate)

Number of multi purpose lines		three, named X0, X1, X2
Input: available signal types	software programmable	Asynchronous Digital-In
Input: impedance		10 kΩ to 3.3 V
Input: maximum voltage level		-0.5 V to +4.0 V
Input: signal levels		3.3 V LVTTL
Output: available signal types	software programmable	Asynchronous Digital-Out, Synchronous Digital-Out, Trigger Output, Run, Arm, Marker Output, System Clock
Output: impedance		50 Ω
Output: signal levels		3.3 V LVTTL
Output: type		3.3V LVTTL, TTL compatible for high impedance loads
Output: drive strength		Capable of driving 50 Ω loads, maximum drive strength ±48 mA
Output: update rate		sampling clock
Option M4i.xxxx-PulseGen		
Number of internal pulse generators		4
Number of pulse generator output lines		3 (Existing multi-purpose outputs X0 to X2)
Time resolution of pulse generator		Pulse generator's sampling rate is derived from instrument's sampling rate and value can be read out. Maximum possible pulse generator update rate is 22xx: 156.25 MS/s (6.4 ns) 23xx: 156.25 MS/s (6.4 ns) 44xx: 125.00 MS/s (8.0 ns) 66xx: 156.25 MS/s (6.4 ns)
Programmable output modes		Single-shot, multiple repetitions on trigger, gated
Programmable trigger sources		Software, Card Trigger, Other Pulse Generator, XIO lines.
		ADIA A DINI A A

Programmable trigger sources Programmable trigger gate Programmable length (frequency) Programmable width (duty cycle) Programmable delay Programmable loops Output level of digital pulse generators

Sequence Replay Mode (Mode available starting with firmware V1.14)

Number of sequence steps	software programmable	1 up to 4096 (sequence steps can be overloaded at runtime)
Number of memory segments	software programmable	2 up to 64k (segment data can be overloaded at runtime)
Minimum segment size	software programmable	384 samples (1 active channel), 192 samples (2 active channels), 96 samples (4 active channels), in steps of 32 samples.
Maximum segment size	software programmable	2 GS / active channels / number of sequence segments (round up to the next power of two)
Loop Count	software programmable	1 to (1M - 1) loops
Sequence Step Commands	software programmable	Loop for #Loops, Next, Loop until Trigger, End Sequence
Special Commands	software programmable	Data Overload at runtime, sequence steps overload at runtime, readout current replayed sequence step
Limitations for synchronized products		Software commands changing the sequence as well as "Loop until trigger" are not synchronized between cards. This also applies to multiple AWG modules in a generatorNETBOX.

None, ARM state, RUN state

2 to 4G samples in steps of 1 (32 bit)

1 to 4G samples in steps of 1 (32 bit)

0 to 4G samples in steps of 1 (32 bit) 0 to 4G samples in steps of 1 (32 bit) 0 to 4G samples in steps of 1 (32 bit) - 0 = infinite

Please see section of multi-purpose I/O lines

Clock

Clock Modes	software programmable	internal PLL, external reference clock, Star-Hub sync (generatorNETBOX and M4i only), PXI Reference Clock (M4x only)
Internal clock accuracy		≤ ±20 ppm
Internal clock setup granularity		8 Hz (internal reference clock only, restrictions apply to external reference clock)
Setable Clock speeds		50 MHz to max sampling clock
Clock Setting Gaps		750 to 757 MHz, 1125 to 1145 MHz (no sampling clock possible in these gaps)
External reference clock range	software programmable	≥ 10 MHz and ≤ 1.25 GHz
External reference clock input impedance		50 Ω fixed
External reference clock input coupling		AC coupling
External reference clock input edge		Rising edge
External reference clock input type		Single-ended, sine wave or square wave
External reference clock input swing	square wave	0.3 V peak-peak up to 3.0 V peak-peak
External reference clock input swing	sine wave	1.0 V peak-peak up to 3.0 V peak-peak
External reference clock input max DC voltage		±30 V (with max 3.0 V difference between low and high level)
External reference clock input duty cycle requirement		45% to 55%
External reference clock output type		Single-ended, 3.3V LVPECL
Clock output	sampling clock ≤71.68 MHz	Clock output = sampling clock/4
Clock output	sampling clock >71.68 MHz	Clock output = sampling clock/8
Star-Hub synchronization clock modes	software selectable	Internal clock, external reference clock

Bandwidth and Slewrate

	Filter	Output Amplitude	M4i.663x-x8 M4x.663x-x8 DN2.663-xx DN6.663-xx DN6.663-xx DN2.82x-02	M4i.662x-x8 M4x.662x-x8 DN2.662-xx DN6.662-xx DN6.662-xx DN2.82x-04
Maximum Output Rate			1.25 GS/s	625 MS/s
-3dB Bandwidth	no Filter	±480 mV	400 MHz	200 MHz
-3dB Bandwidth	no Filter	±1000 mV	320 MHz	200 MHz
-3dB Bandwidth	no Filter	±2000 mV	320 MHz	200 MHz
-3dB Bandwidth	Filter	all	65 MHz	65 MHz
Slewrate	no Filter	±480 mV	4.5 V/ns	2.25 V/ns


Dynamic Parameters

				M4i.662x-x8 M4x.662x-x8 DN2.662-xx DN6.662-xx DN6.82x-04			
Test - Samplerate		625 MS/s		625	MS/s	625	MS/s
Output Frequency		10 MHz			٨Hz	50 /	٨Hz
Output Level in 50 Ω	±480 mV	±1000mV	±2500mV	±480 mV	±2500mV	±480 mV	±2500mV
Used Filter		none		none		Filter enabled	
NSD (typ)	-150 dBm/Hz	-149 dBm/Hz	-149 dBm/Hz	-150 dBm/Hz	-149 dBm/Hz	-150 dBm/Hz	-149 dBm/Hz
SNR (typ)	70.7 dB	72.4 dB	63.1 dB	65.3 dB	64.4 dB	67.5 dB	69.4 dB
THD (typ)	-73.3 dB	-70.5 dB	-49.7 dB	-64.1 dB	-39.1 dB	-68.4 dB	-50.4 dB
SINAD (typ)	69.0 dB	67.7 dB	49.5 dB	61.6 dB	39.1 dB	64.9 dB	50.3 dB
SFDR (typ), excl harm.	98 dB	98 dB	99 dB	86 dB	76 dB	88 dB	89 dB
ENOB (SINAD)	11.2	11.0	8.0	10.0	6.2	10.5	8.1
enob (SNR)	11.5	11.7	10.2	10.5	10.4	10.9	11.2

				M4i.663x-x8 M4x.663x-x8 DN2.663-xx DN6.663-xx DN6.663-xx DN2.82x-02			
Test - Samplerate		1.25 GS/s		1.25	GS/s	1.25	GS/s
Output Frequency		10 MHz			MHz	50 /	MHz
Output Level in 50 Ω	±480 mV	±1000mV	±2000mV	±480 mV	±2000mV	±480 mV	±2000mV
Used Filter		none	-	none		Filter enabled	
NSD (typ)	-150 dBm/Hz	-149 dBm/Hz	-149 dBm/Hz	-150 dBm/Hz	-149 dBm/Hz	-150 dBm/Hz	-149 dBm/Hz
SNR (typ)	70.5 dB	72.1 dB	71.4 dB	65.2 dB	65.0 dB	67.2 dB	68.2 dB
THD (typ)	-74.5 dB	-73.5 dB	-59.1 dB	-60.9 dB	-43.9 dB	-67.9 dB	-63.1 dB
SINAD (typ)	69.3 dB	69.7 dB	59 dB	59.5 dB	43.9 dB	64.5 dB	61.9 dB
SFDR (typ), excl harm.	96 dB	97 dB	98 dB	85 dB	84 dB	87 dB	87 dB
ENOB (SINAD)	11.2	11.2	9.5	9.6	6.9	10.4	10.0
ENOB (SNR)	11.5	11.5	11.5	10.5	10.5	10.9	11.0

THD and SFDR are measured at the given output level and 50 Ohm termination with a high resolution M3i.4860/M4i.4450-x8 data acquisition card and are calculated from the spectrum. Noise Spectral Density is measured with built-in calculation from an HP E4401B Spectrum Analyzer. All available D/A channels are activated for the tests. SNR and SFDR figures may differ depending on the quality of the used PC. NSD = Noise Spectral Density, THD = Total Harmonic Distortion, SFDR = Spurious Free Dynamic Range.

SFDR and THD versus signal frequency



- Measurements done with a spectrum analyzer bandwidth of 1.5 GHz
 Please note that the bandwidth of the high range output is limited to 320 MHz
 Please note that the output bandwidth limit also affects the THD as harmonics higher than the bandwidth are filtered

hybridNETBOX Technical Data - General

Connectors

Analog Channels		SMA female (one for each single-ended input)	Cable-Type: Cab-3mA-xx-xx
Clock Input		SMA female	Cable-Type: Cab-3mA-xx-xx
Clock Output		SMA female	Cable-Type: Cab-3mA-xx-xx
Trg0 Input		SMA female	Cable-Type: Cab-3mA-xx-xx
Trg1 Input		SMA female	Cable-Type: Cab-3mAxx-xx
X0/Trigger Output/Timestamp Reference Clock	programmable direction	SMA female	Cable-Type: Cab-3mA-xx-xx
X1	programmable direction	SMA female	Cable-Type: Cab-3mA-xx-xx
X2	programmable direction	SMA female	Cable-Type: Cab-3mA-xx-xx

Connection Cycles

All connectors have an expected lifetime as specified below. Please avoid to exceed the specified connection cycles or use connector savers

SMA connector Power connecctor LAN connector 500 connection cycles 500 connection cycles 500 connection cycles

Option digitizerNETBOX/generatorNETBOX embedded server (DN2.xxx-Emb, DN6.xxx-Emb)

CPU	Intel Quad Core 2 GHz		
System memory	4 GByte RAM		
System data storage	Internal 128 GByte SSD		
Development access	Remote Linux command shell (ssh), no graphical interface (GUI) available		
Accessible Hardware	Full access to Spectrum instruments, LAN, front panel LEDs, RAM, SSD		
Integrated operating system	OpenSuse 12.2 with kernel 4.4.7.		
Internal PCIe connection	DN2.20, DN2.46, DN2.47, DN2.49, DN2.59, DN2.60, DN2.65	PCle x1, Gen1	
	DN6.46, DN6.49, DN6.59, DN6.65, DN2.80, DN2.81		
	DN2.22, DN2.44, DN2.66	PCle x1, Gen2	
	DN6.22, DN6.44, DN6.66, DN2.82		

Ethernet specific details

LAN Connection		Standard RJ45	
LAN Speed		Auto Sensing: GBit Ethernet, 100BASE-T,	10BASE-T
LAN IP address	programmable	DHCP (IPv4) with AutoIP fall-back (169.2	54.x.y), fixed IP (IPv4)
Sustained Streaming speed		DN2.20, DN2.46, DN2.47, DN2.49, D	N2.60 up to 70 MByte/s
		DN6.46, DN6.49	
		DN2.59, DN2.65, DN2.22, DN2.44, D	N2.66 up to 100 MByte/s
		DN6.59, DN6.65, DN6.22, DN6.44, D	N6.66
Used TCP/UDP Ports		Webserver: 80 VISA Discovery Protocol: 111, 9757 Spectrum Remote Server: 1026, 5025	mDNS Daemon: 5353 UPNP Daemon: 1900

AC Power connection details (default configuration)

Mains AC power supply AC power supply connector Power supply cord Input voltage: 100 to 240 VAC, 50 to 60 Hz IEC 60320-1-C14 (PC standard coupler) power cord included for Schuko contact (CEE 7/7)

DC 24 V Power supply details (option DN2.xxxx-DC24)

Input Voltage	18 V to 36 V
Power supply connector	screw terminal
Power supply cord	no cord included

Serial connection details (DN2.xxx with hardware \geq V11)

Serial connection (RS232)

For diagnostic purposes only. Do not use, unless being instructed by a Spectrum support agent.

Certification, Compliance, Warranty

Conformity Declaration	EN 17050-1:2010	General Requirements
EU Directives	2014/30/EU 2014/35/EU	EMC - Electromagnetic Compatibility IVD - Electrical equipment designed for use within certain voltage limits
	2011/65/EU 2006/1907/EC 2012/19/EU	RoHS - Restriction of the use of certain hazardous substances in electrical and electronic equipment REACH - Registration, Evaluation, Authorisation and Restriction of Chemicals WEEE - Waste from Electrical and Electronic Equipment
Compliance Standards	EN 61010-1: 2010 EN 61187:1994	Safety regulations for electrical measuring, control, regulating and laboratory devices - Part 1: General requirement Electrical and electronic measuring equipment - Documentation
	EN 61326-1:2021	Electrical equipment for measurement, control and laboratory use
	EN 61326-2-1:2021	EMC requirements - Part 1: General requirements
		EMC requirements - Part 2-1: Particular requirements - Test configurations, operational conditions and performance cri- teria for sensitive test and measurement equipment for EMC unprotected applications
	EN IEC 63000:2018	Technical documentation for the assessment of electrical and electronic products with respect to the restriction of haz- ardous substances
Product warranty	5 years starting with the	day of delivery
Software and firmware updates	Life-time, free of charge	

DN2 specific Technical Data

Environmental and Physical Details DN2.xxx

Dimension of Chassis without connectors or bumpers Dimension of Chassis with 19" rack mount option	L x W x H L x W x H	366 mm x 267 mm x 87 mm 366 mm x 482.6 mm x 87 mm (2U height)
Weight (1 internal acquisition/generation module) Weight (2 internal acquisition/generation modules)		6.3 kg, with rack mount kit: 6.8 kg 6.7 kg, with rack mount kit 7.2 kg
Warm up time		20 minutes
Operating temperature		0°C to 40°C
Storage temperature		-10°C to 70°C
Humidity		10% to 90%
Dimension of packing (single DN2)	L x W x H	470 mm x 390 mm x 180 mm
Volume weight of Packing (single DN2)		7.0 kg

Power Consumption

	230 VAC	12 VDC		24 VDC
2 + 2 channel versions				
4 + 4 channel versions				
		•		

<u>MTBF</u>

MTBF

100000 hours

DN2 Order Information

The hybridNETBOX is equipped with a large internal memory for data storage and data replay. The internal digitizer supports standard acquisition (Scope), FIFO acquisition (streaming), Multiple Recording, Gated Sampling, ABA mode and Timestamps. Then internal AWG supports standard replay, FIFO replay (streaming), Multiple Replay, Gated Replay, Continuous Replay (Loop), Single-Restart as well as Sequence. Operating system drivers for Windows/Linux 32 bit and 64 bit, drivers and examples for C/C++, IVI (Scope, Digitizer and Function Generator class), LabVIEW (Windows), MATLAB (Windows and Linux), .NET, Delphi, Java, Python, Julia and a Professional license of the oscilloscope software SBench 6 are included.

The system is delivered with a connection cable meeting your countries power connection. Additional power connections with other standards are available as option.

hybridNETBOX DN2 - Ethernet/LXI Interface

		Digitizer			AWG		
Order no.	Memory	Resolution	Speed	Resolution	Speed	Level@50 Ω	Level@1 $M\Omega$
DN2.822-02	2 x 2 GSamples	16 Bit	2 x 250 MS/s	16 Bit	2 x 1.25 GS/s	±2.0 V	±4.0 V
DN2.822-04	2 x 2 GSamples	16 Bit	4 x 250 MS/s	16 Bit	4 x 625 MS/s	±2.5 V	±5.0 V
DN2.825-02	2 x 2 GSamples	14 Bit	2 x 500 MS/s	16 Bit	2 x 1.25 GS/s	±2.0 V	±4.0 V
DN2.825-04	2 x 2 GSamples	14 Bit	4 x 500 MS/s	16 Bit	4 x 625 MS/s	±2.5 V	±5.0 V
DN2.827-02 ⁽¹⁾	2 x 2 GSamples	16 Bit	2 x 180 MS/s	16 Bit	2 x 1.25 GS/s	±2.0 V	±4.0 V
DN2.827-04 ⁽¹⁾	2 x 2 GSamples	16 Bit	4 x 180 MS/s	16 Bit	4 x 625 MS/s	±2.5 V	±5.0 V
DN2.828-02 ⁽¹⁾	2 x 2 GSamples	14 Bit	2 x 400 MS/s	16 Bit	2 x 1.25 GS/s	±2.0 V	±4.0 V
DN2.828-04 ⁽¹⁾	2 x 2 GSamples	14 Bit	4 x 400 MS/s	16 Bit	4 x 625 MS/s	±2.5 V	±5.0 V
⁽¹⁾ Export Version							

Options

Order no.	Option
DN2.xxx-Rack	19" rack mounting set for self mounting
DN2.xxx-Emb	Extension to Embedded Server: CPU, more memory, SSD. Access via remote Linux secure shell (ssh)
DN2.xxx-DC24	24 VDC internal power supply. Replaces AC power supply. Accepts 18 V to 36 V DC input. Screw terminals
DN2.xxx-BTPWR	Boot on Power On: the digitizerNETBOX/generatorNETBOX/hybridNETBOX automatically boots if power is switched on.

Firmware Options

Order no.	Option
DN2.xxx-spavg	Signal Processing Firmware Option: Block Average (later installation by firmware - upgrade available)
DN2.xxx-spstat	Signal Processing Firmware Option: Block Statistics/Peak Detect (later installation by firmware - upgrade available)
	Firmware Option: adds 4 freely programmable digital pulse generators that use the XIO lines for output (later installation by firmware - upgrade available)

Services

Order no.	Option
DN2.xxx-Recal	Recalibration of complete digitizerNETBOX/generatorNETBOX/hybridNETBOX DN2 including calibration protocol

Standard SMA Cables

The standard adapter cables are based on RG174 cables and have a nominal attenuation of 0.3 dB/m at 100 MHz and 0.5 dB/m at 250 MHz. For high speed signals we recommend the low loss cables series CHF.

for Connections	Connection	Length	to BNC male	to BNC female	to SMB female	to MMCX male	to SMA male	
All	SMA male	80 cm	Cab-3mA-9m-80	Cab-3mA-9f-80	Cab-3f-3mA-80	Cab-1m-3mA-80	Cab-3mA-3mA-80	
All	SMA male	200 cm	Cab-3mA-9m-200	Cab-3mA-9f-200	Cab-3f-3mA-200	Cab-1m-3mA-200	Cab-3mA-3mA-200	
Probes (short)	SMA male	5 cm		Cab-3mA-9f-5				

Low Loss SMA Cables

The low loss adapter cables are based on MF141 cables and have an attenuation of 0.3 dB/m at 500 MHz and 0.5 dB/m at 1.5 GHz. They are recommended for signal frequencies of 200 MHz and above.

	Order no.	Option
Ĩ	CHF-3mA-3mA-200	Low loss cables SMA male to SMA male 200 cm
	CHF-3mA-9m-200	Low loss cables SMA male to BNC male 200 cm

Hardware Installation

<u>Warnings</u>

ESD Precautions

The digitizerNETBOX, generatorNETBOX or hybridNETBOX products internally contain electronic components that can be damaged by electrostatic discharge (ESD). The grounded chassis itself gives a very good protection against ESD.

Before installing the board in your system or protective conductive packaging, discharge yourself by touching a grounded bare metal surface or approved anti-static mat before picking up this ESD sensitive product.

Opening the Chassis

There are no components inside the chassis that need any operating by the user. In contrary there are a lot of components that may be harmed when not operated properly by a user.

As Spectrum only gives a warranty on the complete instrument, opening the chassis will make you loose the warranty.

Cooling Precautions

The high performance digitizers/generators of the digitizerNETBOX/generatorNETBOX/hybridNETBOX operate with components having very high power consumption. Therefore the devices have sufficient cooling fans.

Make sure that the air inlets and air outlets are free and uncovered and in case of a DN6 ensure that the installed filters at the inlet are cleaned regularly.

DN2 airflow:




Image 7: airflow in DN2 chassis

DN6 airflow:



Image 8: airflow in DN6 chassis

Sources of noise

The digitizerNETBOX/generatorNETBOX/hybridNETBOX is using electrical components with very high resolution and high sensitivity. The signal inputs will acquire your signals with a high quality but will also collect spurious noise signals from various sources - especially if using the inputs in high impedance mode. To minimize this effect the cabling must be made with care.

Keep away the cables from any sources that may inject noise into the signals like other instruments, crossing or even worse running in parallel with other cables with high frequency signals on them. If possible use differential signalling to minimize the effects of injected noise.

A standard GND screw on the back of the chassis allows to connect the metal chassis to measurement ground to reduce noise based on ground loops and ground level differences.





Installing 19" rack mount option for DN2

This option has to be ordered separately. It can be ordered together with the digitizerNETBOX/generatorNETBOX/hybridNETBOX at the time of purchase or it can be ordered later on, if it is becoming necessary to mount the device into a 19" rack. In any case the digitizerNETBOX/generatorNETBOX/hybridNETBOX comes pre-configured as a standalone unit, which has then to manually be converted to the rack-mount configuration by the user.

<u>Step 1</u>

The rack-mount option comes with the required Torx T20 size screw driver to un-mount the default screws holding the bumper feet.

Unscrew these 8 Torx T20 screws with the provided screw driver and keep them together with the un-mounted bumpers for possible later use in case the rack-mount option shall be un-mounted again in the future.




Image 9: Un-mounting the bumper feet to prepare for 19" rack-mount kit

<u>Step 2</u>

Mount the 19" rack mount extension using the four Phillips-head screws that are also provided with each rack mount extension. Two screws are required for each rack mounting bracket.

Care should be taken to not over-tighten the screws.




Image 10: Mounting the 19" rack-mount kit to a DN2 chassis

Installing 19" rack mount option for DN6

Installing the rack mount extension for the DN6 series follows the same principles as for the DN2 models shown above.

<u>Step 1</u>

Unscrew the existing bumper corner pieces with the provided screw driver and keep them together with the un-mounted bumpers for possible later use in case the rack-mount option shall be un-mounted again in the future.

Step 2

Mount the 19" rack mount extension using the four Phillips-head screws that are also provided with each rack mount extension. Two screws are required for each rack mounting bracket. Care should be taken to not over-tighten the screws.




Image 11: Mounting the 19" rack-mount kit to a DN6 chassis



In addition to using the provided rack mount extension for fastening the DN6 device within the 19" rack, the user must take additional measures, suitable for the used rack, to provide adequate mechanical support at the backside of the device.

This support is required for DN6 devices due to their higher weight compared to DN2 devices.

Setup of digitizerNETBOX/generatorNETBOX

Connections

First of all the digitizerNETBOX/generatorNETBOX needs to be connected to both power line and LAN environment:

Power

Connect the power line cable to a matching power source. First connect the cable to the digitizerNETBOX/generatorNETBOX, second connect the cable to the power plug. Please check the technical data section to see the requirements for the power supply.

If using a DC power option please be sure to have the external DC power source switched off while connecting the power lines. Only switch on the power supply after all connections have been done and are checked.

Ethernet

Connect the digitizerNETBOX/generatorNETBOX to either your company LAN or directly to your PC. Please use a standard Cat-5 or better Ethernet cable for the connection.

Back Side DN2

The right hand picture shows the back side of one DN2 device with standard AC power supply. The different power supply options are described later in this chapter. The picture is taken from a digitizerNETBOX hardware revision V11. Older

versions do look differently.

Please see the table below for a description of the different marked areas:




Image 12: location of connectors and labels on the back-side of a DN2 chassis

Table 5: Connector and label description on back-side of DN2 chassis

Area	Name	Description
	Power Label	The label shows the power specification in detail. Please check the listed specification before connecting the power line
1		
2	Power Connector (AC)	Standard three pole power connector. A matching power cable is included in the delivery. Separate power cables for other country standards are available upon request.
3	GND Screw	This screw is directly connected to Chassis ground and can be used to add a low resistance ground connection to the system
4	Type plate	The type plate shows exact type, option, serial number, versions and production week. A more detailed description of the type plate is found in a separate chapter of the manual
5	Debug Port (DSUB)	This port is for debug purposes only. Please only connect a cable when asked by the Spectrum support group. The debug connector is a feature of hardware revision V1 1 and is not available on earlier versions
6	LAN Connection	A standard Ethernet port. Please connect the device with your PC/Laptop or company LAN before start

Front Panel DN2 digitizerNETBOX/generatorNETBOX

The right-hand drawing gives you an overview on one digitizerNETBOX DN2 front panel. Depending on the version of the digitizerNETBOX or generatorNETBOX you have the area 7 may differ in terms of number of channels or grouping of the channels.

In area 8 a version with 4 BNC connectors is shown. Other versions with 5 SMA, 6 BNC or 7 SMA connectors are also availa-




Image 13: location of connectors on a front-panel of a DN2 chassis

ble. Please see the table below for the different connections.

Table 6: Connector and LED description on front-side of DN6 chassis

Area	Name	Status	Description
	Power On/Off	press while device stopped	digitizerNETBOX/generatorNETBOX is started
1)		short press while device is running	digitizerNETBOX/generatorNETBOX is closing the embedded controller and is going into standby mode
0		long press while device is running	digitizerNETBOX/generatorNETBOX is aborted and is going into standby. Please only use this stop method if the digitizerNETBOX/generatorNETBOX is not responding
	Power LED	LED off	no power connected to the device
2		LED orange	power is connected, device is in standby mode
		LED green	device has started and is working
	lan led	LED off	Only off during boot up, turning to either red or green afterwards. If permanently off, contact support.
3		LED red	Error while trying to get a LAN connection
		LED green	Device is connected to LAN.
		LED green flashing	Device is connected to LAN. Flashing indicates LAN ID (see webserver)
	Connected LED	LED off	Device is not in use
4		LED green	Device is in use by other PC
	Arm/Trigger	LED off	No trigger detected, device is waiting for trigger event, or not armed at all
5		LED green	Trigger detected, acquisition is running or already finished
5	LAN Reset	press once	Does a reset of the LAN settings to default state. The reset button needs to be pressed for 4 seconds to issue the reset. The reset command is then issued immediately independent of the current run state of the device.
	Signal Connections		Connect your input signals here. For differential connections use even channels for positive phase and odd channels for negative phase.
-	Control Connections	Trig-A I/O	Trigger A with programmable input or output. This is the main external trigger
3)	(4 BNC connector	Trig-B In	Trigger B, input only. This trigger is referenced in the manual as TRIG_XIO0
	version, for M2i module	Clock I/O	Clock with programmable input or output
	based products)	TS-Ref In	Timestamp Reference Clock Input
	Control Connections	Clock In	External clock input
3)	(5 SMA connector	Clock Out	External clock output
	version, for M3i module	Trig-A In	Trigger A, input only. This is the main external trigger. The trigger line is reference in the manual as EXTO
	based products))	Trig-B I/O	Trigger B/Multi Purpose X0 with programmable direction. The connection is referenced in the manual as X0
		TS Ref In	Timestamp Reference Clock Input
	Control Connections	Clock In	External clock input
3)	(6 BNC connector	Trig In	Trigger, input only. This is the main external trigger. The trigger line is reference in the manual as EXTO
	version, for M2p module	X0 Out	Multi Purpose X0, output only. Clock output available. The connection is referenced in the manual as X0
	based products))	X1 I/O	Multi Purpose X1 with programmable direction. The connection is referenced in the manual as X1
		X2 I/O	Multi Purpose X2 with programmable direction. The connection is referenced in the manual as X2
		X3 I/O	Multi Purpose X3 with programmable direction. The connection is referenced in the manual as X3
_	Control Connections	Clock In	External clock input
B)	(7 SMA connector	Clock Out	External clock output
	version, for M4i module	Trig0 In	Trigger 0, input only. This is the main external trigger. The trigger line is reference in the manual as EXTO
	based products))	Trig1 In	Trigger 1, input only. This is the secondary external trigger. This line is reference in the manual as EXT1
		X0 I/O	Multi Purpose X0 with programmable direction. The connection is referenced in the manual as X0
		X1 I/O	Multi Purpose X1 with programmable direction. The connection is referenced in the manual as X1
		X2 I/O	Multi Purpose X2 with programmable direction. The connection is referenced in the manual as X2

Front Panel DN2 hybridNETBOX DN2.80x and DN2.81x

The right-hand drawing gives you an overview on one hybridNETBOX DN2 front panel, for versions that provide BNC connectors.

Depending on the version of the hybridNETBOX you have, the areas 7 and 8 may differ in terms of number of analog channels and auxiliary I/O signals.




Image 14: location of connectors on a front-panel of a DN2 chassis

Table 7: Connector and LED description on front-side of DN2 chassis

Area	Name	Status	Description
	Power On/Off	press while device stopped	hybridNETBOX is started
1		short press while device is running	hybridNETBOXis closing the embedded controller and is going into standby mode
0		long press while device is running	hybridNETBOXis aborted and is going into standby. Please only use this stop method if the hybridNETBOX is not responding
	Power LED LED off		no power connected to the device
(2)		LED orange	power is connected, device is in standby mode
		LED green	device has started and is working
	lan led	LED off	Only off during boot up, turning to either red or green afterwards. If permanently off, contact support.
3		LED red	Error while trying to get a LAN connection
		LED green	Device is connected to LAN.
		LED green flashing	Device is connected to LAN. Flashing indicates LAN ID (see webserver)
	Connected LED	LED off	Device is not in use
4		LED green	Device is in use by other PC
	Arm/Trigger	LED off	No trigger detected, device is waiting for trigger event, or not armed at all
5		LED green	Trigger detected, acquisition is running or already finished
6	LAN Reset	press once	Does a reset of the LAN settings to default state. The reset button needs to be pressed for 4 seconds to issue the reset. The reset command is then issued immediately independent of the current run state of the device.
-	Signal and Control	Output Channels Ch0Ch7	Provides output signals here.
(7)	connections of the	Clock In	External clock input
	generator part	Trig In	Trigger, input only. This is the main external trigger. The trigger line is reference in the manual as EXTO
		X0 Out	Multi Purpose X0, output only. Clock output available. The connection is referenced in the manual as X0
		X1 I/O	Multi Purpose X1 with programmable direction. The connection is referenced in the manual as X1
		X2 I/O	Multi Purpose X2 with programmable direction. The connection is referenced in the manual as X2
		X3 I/O	Multi Purpose X3 with programmable direction. The connection is referenced in the manual as X3
8	Signal and Control connections of the	Input Channels Ch0Ch7	Connect your input signals here. For differential connections use even channels for positive phase and odd channels for negative phase.
	digitizer part	Clock In	External clock input
		Trig In	Trigger, input only. This is the main external trigger. The trigger line is reference in the manual as EXTO
		X0 Out	Multi Purpose X0, output only. Clock output available. The connection is referenced in the manual as X0. This line is not available for the digitizer part on DN2.80x-08 and DN2.81x-08 models.
		X1 I/O	Multi Purpose X1 with programmable direction. The connection is referenced in the manual as X1.
		X2 I/O	Multi Purpose X2 with programmable direction. The connection is referenced in the manual as X2.
		X3 I/O	Multi Purpose X3 with programmable direction. The connection is referenced in the manual as X3. This line is not available for the digitizer part on DN2.80x-08 and DN2.81x-08 models.

Front Panel DN2 hybridNETBOX DN2.82x

The right-hand drawing gives you an overview on one hybridNETBOX DN2 front panel, for versions that provide SMA connectors.

Depending on the version of the hybridNETBOX you have, the areas 7 and 8 may differ in terms of number of analog channels and auxiliary I/O signals.




Table 8: location of connectors on a front-panel of a DN2 chassis

Table 9: Connector and LED description on front-side of DN2 chassis

Area	Name	Status	Description	
	Power On/Off	press while device stopped	hybridNETBOX is started	
1		short press while device is running	hybridNETBOXis closing the embedded controller and is going into standby mode	
0		long press while device is running	hybridNETBOXis aborted and is going into standby. Please only use this stop method if the hybridNETBOX is not responding	
	Power LED	LED off	no power connected to the device	
(2)		LED orange	power is connected, device is in standby mode	
		LED green	device has started and is working	
	lan led	LED off	Only off during boot up, turning to either red or green afterwards. If permanently off, contact support.	
3		LED red	Error while trying to get a LAN connection	
		LED green	Device is connected to LAN.	
		LED green flashing	Device is connected to LAN. Flashing indicates LAN ID (see webserver)	
	Connected LED	LED off	Device is not in use	
4		LED green	Device is in use by other PC	
	Arm/Trigger	LED off	No trigger detected, device is waiting for trigger event, or not armed at all	
5		LED green	Trigger detected, acquisition is running or already finished	
6	LAN Reset	press once	Does a reset of the LAN settings to default state. The reset button needs to be pressed for 4 seconds to issu the reset. The reset command is then issued immediately independent of the current run state of the devic	
_	Signal and Control	Output Channels Ch0Ch3	Provides output signals here.	
(7)	connections of the	Clock In	External clock input	
	generator part	Clock Out	External clock output	
		Trig0 In	Trigger 0, input only. This is the main external trigger. The trigger line is reference in the manual as EXTO	
		Trig1 In	Trigger 1, input only. This is the secondary external trigger. This line is reference in the manual as EXT1	
		X0 I/O	Multi Purpose X0 with programmable direction. The connection is referenced in the manual as X0	
		X1 I/O	Multi Purpose X1 with programmable direction. The connection is referenced in the manual as X1	
		X2 I/O	Multi Purpose X2 with programmable direction. The connection is referenced in the manual as X2	
	Signal and Control	Input Channels Ch0Ch3	Connect your input signals here.	
(8)	connections of the	Clock In	External clock input	
	digitizer part	Clock Out	External clock output	
		TrigO In	Trigger 0, input only. This is the main external trigger. The trigger line is reference in the manual as EXTO	
		Trig1 In	Trigger 1, input only. This is the secondary external trigger. This line is reference in the manual as EXT1	
		X0 I/O	Multi Purpose X0 with programmable direction. The connection is referenced in the manual as X0	
		X1 I/O	Multi Purpose X1 with programmable direction. The connection is referenced in the manual as X1	
		X2 I/O	Multi Purpose X2 with programmable direction. The connection is referenced in the manual as X2	

Front Panel DN6 digitizerNETBOX or generatorNETBOX

The right-hand drawing gives you an overview on one digitizerNETBOX DN6 front panel. Depending on the version of the digitizerNETBOX or generatorNETBOX you have, the area 7 may differ in terms of number of channels or grouping of the channels.

In area 8 a version with 4 BNC connectors is shown. Other versions with 5 SMA, 6 BNC or 7 SMA connectors are also available. Please




Image 15: location of connectors on a front-panel of a DN6 chassis

see the table below for the different connections.

Table 10: Connector and LED description on front-side of DN6 chassis

Area	Name	Status	Description	
	Power On/Off	press while device stopped	digitizerNETBOX/generatorNETBOX is started	
1		short press while device is running	digitizerNETBOX/generatorNETBOX is closing the embedded controller and is going into standby mode	
0		long press while device is running	digitizerNETBOX/generatorNETBOX is aborted and is going into standby. Please only use this stop method if the digitizerNETBOX/generatorNETBOX is not responding	
	Power LED	LED off	no power connected to the device	
2		LED orange	power is connected, device is in standby mode	
		LED green	device has started and is working	
	lan led	LED off	Only off during boot up, turning to either red or green afterwards. If permanently off, contact support.	
3		LED red	Error while trying to get a LAN connection.	
		LED green	Device is connected to LAN.	
		LED green flashing	Device is connected to LAN. Flashing indicates LAN ID (see webserver).	
	Connected LED	LED off	Device is not in use	
4		LED green	Device is in use by other PC	
	Arm/Trigger	LED off	No trigger detected, device is waiting for trigger event, or not armed at all	
5		LED green	Trigger detected, acquisition is running or already finished	
6	LAN Reset	press once	Does a reset of the LAN settings to default state. The reset button needs to be pressed for 4 seconds to issue the reset. The reset command is then issued immediatley independent of the current run state of the device.	
7	Signal Connections		Connect your input signals here. For differential connections use even channels for positive phase and odd channels for negative phase.	
	Control Connections	Trig-A I/O	Trigger A with programmable input or output. This is the main external trigger	
8	(4 BNC connector	Trig-B In	Trigger B, input only. This trigger is referenced in the manual as TRIG_XIO0	
	version, for M2i module based products)	Clock I/O	Clock with programmable input or output	
	based producisj	TS-Ref In	Timestamp Reference Clock Input	
	Control Connections	Clock In	External clock input	
8	(6 BNC connector	Trig In	Trigger, input only. This is the main external trigger. The trigger line is reference in the manual as EXTO	
	version, for M2p module based products))	X0 Out	Multi Purpose X0, output only. Clock output available. The connection is referenced in the manual as X0	
	bused producisiji	X1 I/O	Multi Purpose X1 with programmable direction. The connection is referenced in the manual as X1	
		X2 I/O	Multi Purpose X2 with programmable direction. The connection is referenced in the manual as X2	
		X3 I/O	Multi Purpose X3 with programmable direction. The connection is referenced in the manual as X3	
	Control Connections	Clock In	External clock input	
8	(7 SMA connector	Clock Out	External clock output	
	version, for M4i module based products)	Trig0 In	Trigger 0, input only. This is the main external trigger. The trigger line is reference in the manual as EXTO	
	pasea producisj	Trig1 In	Trigger 1, input only. This is the secondary external trigger. This line is reference in the manual as EXT1	
		X0 I/O	Multi Purpose XO with programmable direction. The connection is referenced in the manual as XO	
		X1 I/O	Multi Purpose X1 with programmable direction. The connection is referenced in the manual as X1	
		X2 I/O	Multi Purpose X2 with programmable direction. The connection is referenced in the manual as X2	

Ethernet Default Settings

The digitizerNETBOX/generatorNETBOX/hybridNETBOX is started with the following Ethernet configuration:

Setting	Default Setup	
DHCP	enabled	
Auto IP	enabled	
Host Name	Default hostname as netbox type + serial number	Example: DN2_465-08_sn8085

Detecting the digitizerNETBOX/generatorNETBOX/hybridNETBOX

Before accessing the digitizerNETBOX/generatorNETBOX/hybridNETBOX one has to determine the IP address of the device. Normally that can be done using one of the two methods described below:

Discovery Function

The digitizerNETBOX/generatorNETBOX/hybridNETBOX responds to the VISA described Discovery function. The next chapter will show how to install and use the Spectrum control center to execute the discovery function and to find the Spectrum hardware. As the discovery function is a standard feature of all LXI devices there are other software packages that can find the device using the discovery function:

- Spectrum control center (limited to Spectrum remote products)
- free LXI System Discovery Tool from the LXI consortium (www.lxistandard.org)
- Measurement and Automation Explorer from National Instruments (NI MAX)
- Keysight Connection Expert from Keysight Technologies

Additionally the discovery procedure can also be started from ones own specific application:

```
#define TIMEOUT DISCOVERY
                           5000 // timeout value in ms
const uint32 dwMaxNumRemoteCards = 50;
char* pszVisa[dwMaxNumRemoteCards] = { NULL };
char* pszIdn[dwMaxNumRemoteCards] = { NULL };
const uint32 dwMaxIdnStringLen = 256;
const uint32 dwMaxVisaStringLen = 50;
// allocate memory for string list
for (uint32 i = 0; i < dwMaxNumRemoteCards; i++)</pre>
   pszVisa[i] = new char [dwMaxVisaStringLen];
   pszIdn[i] = new char [dwMaxIdnStringLen];
    memset (pszVisa[i], 0, dwMaxVisaStringLen);
   memset (pszIdn[i], 0, dwMaxIdnStringLen);
// first make discovery - check if there are any LXI compatible remote devices
dwError = spcm_dwDiscovery ((char**)pszVisa, dwMaxNumRemoteCards, dwMaxVisaStringLen, TIMEOUT_DISCOVERY);
// second: check from which manufacturer the devices are
spcm dwSendIDNRequest ((char**)pszIdn, dwMaxNumRemoteCards, dwMaxIdnStringLen);
  Use the VISA strings of these devices with Spectrum as manufacturer
// for accessing remote devices without previous knowledge of their IP address
```

Finding the digitizerNETBOX/generatorNETBOX/hybridNETBOX in the network

As the digitizerNETBOX/generatorNETBOX/hybridNETBOX is a standard network device it has its own IP address and host name and can be found in the computer network. The standard host name consist of the model type and the serial number of the device. The serial number is also found on the type plate on the back of the digitizerNETBOX/generatorNETBOX/hybridNETBOX chassis.

As default DHCP (IPv4) will be used and an IP address will be automatically set. In case no DHCP server is found, an IP will be obtained using the AutoIP feature. This will lead to an IPv4 address of 169.254.x.y (with x and y being assigned to a free IP in the network) using a subnet mask of 255.255.0.0.

The default IP setup can also be restored, by using the "LAN Reset" button on the device.

If a fixed IP address should be used instead, the parameters need to be set according to the current LAN requirements.

<u>Windows 7, Windows 8, Windows 10</u> and Windows 11

Under Windows 7, Windows 8, Windows 10 and Windows 11 the digitizerNETBOX, generatorNETBOX and hybridNETBOX devices are listed under the "other devices" tree with their given host name.

A right click on the digitizerNETBOX or generatorNETBOX device opens the properties window where you find further information on the device including the IP address.

From here it is possible to go the website of the device where all necessary information are found to access the device from software.




Image 16: Windows screenshot: finding a remote Spectrum device like digitizerNETBOX

Troubleshooting

If the above methods do not work please try one of the following steps:

- Ask your network administrator for the IP address of the digitizerNETBOX/generatorNETBOX and access it directly over the IP address.
- Check your local firewall whether it allows access to the device and whether it allows to access the ports listed in the technical data section.
- Check with your network administrator whether the subnet, the device and the ports that are listed in the technical data section are accessible from your system due to company security settings.

Software Driver Installation

Before using the digitizerNETBOX/generatorNETBOX/hybridNETBOX a software package and the appropriate API drivers must be installed that matches the operating system. The installation is done in different ways depending on the used operating system. The driver that is on USB-Stick supports all products of the digitizerNETBOX/generatorNETBOX/hybridNETBOX family as well as all cards of the M2i/M3i/M4i/M4x/M2p series. That means that you can use the same driver for all products of these families.

Required Software for operation

The digitizerNETBOX/generatorNETBOX/hybridNETBOX comes fully installed and ready to start. However to operate the device from the client PC there need to be some software packages to be installed there:

Spectrum driver API

The Spectrum API is installed automatically under Windows when installing the Card Control Center. Under Linux it is necessary to install the matching driver API for your Linux client system before installing the Card Control Center.

Spectrum Card Control Center

This software is the maintenance tool for all Spectrum products. In here the digitizerNETBOX/generatorNETBOX/hybridNETBOX can be searched inside the LAN (Discovery function), all hardware information is found, updates and product tests can be done. The Card Control Center and all of its functions are explained in greater detail later on in this manual.

The card control center is available for Windows and Linux, both 32 bit and 64 bit (Windows 32 bit version also runs on WOW64)

SBench 6

SBench 6 allows to operate the device in all hardware modes, displays data, streams to hard disk and allows to make calculations and exports. The digitizerNETBOX/generatorNETBOX/hybridNETBOX is equipped with a full SBench 6 Professional license. Even if you want to operate the device from your self written software it is recommended that you install SBench 6 to do first hardware tests and to validate your own software results with the software from the hardware manufacturer. For SBench 6 a dedicated manual is installed with the software package.

SBench 6 is available for Windows and Linux, both 32 bit and 64 bit (Windows 32 bit version also runs on WOW64)

Examples and Drivers

If you intend to control the device with a self written program, be it IVI based, C++, C#, LabVIEW, MATLAB or something else, it is necessary to install the matching drivers and examples for the platform you want to run.

Location

The needed software for operating the digitizerNETBOX/generatorNETBOX/hybridNETBOX can be found on three different locations. Please choose the one most convenient for you.

Install software packages from USB-Stick

The USB-Stick that is delivered together with the digitizerNETBOX/generatorNETBOX/hybridNETBOX contains the complete software and documentation package that is available for your device. You find the software packages at the following locations on the USB-Stick:

Software Package	Operating System	Location
Card Control Center	Windows	\Install\Win
SBench 6	Windows	\Install\Win
LabVIEW, MATLAB, IVI	Windows	\Install\Win
C++, C#, VB.NET, Delphi, Python, Java, LabWindows/CVI	Windows	\Examples\
Driver API	Linux	/Driver/linux/install_libonly.sh
Card Control Center	Linux	/Install/linux/SBench6
SBench 6	Linux	/Install/linux/spcm_control_center
MATLAB (64bit only)	Linux	/Install/linux
C++, Python, Java	Linux	/Examples/

Install software packages from the internet

All software packages are found on the download section under www.spectrum-instrumentation.com

Inhere the latest versions and updates are available.

Install software packages from the digitizerNETBOX/generatorNETBOX/hybridNETBOX

For easy installation or for installation on machines that don't have access to a USB thumb drive, all software packages are also available for download directly from the digitizerNETBOX/generatorNETBOX/hybridNETBOX itself.

Please go to the download page of the integrated webserver and download and execute the software packages.

<u>Windows</u>

Please install the package (installer exe-file) you want to use from one of the above mentioned locations. The Windows driver library is automatically installed with all Windows software packages. For own programming it is recommended to install the Control Center and the Examples.

<u>Linux</u>

Overview

The Spectrum M2i/M3i/M4i/M4x/M2p/M5i cards and digitizerNETBOX/generatorNETBOX or hybridNETBOX products are delivered with Linux drivers suitable for Linux installations based on kernel 2.6, 3.x, 4.x or 5.x, single processor (non-SMP) and SMP systems, 32 bit and 64 bit systems. As each Linux distribution contains different kernel versions and different system setup it is in nearly every case necessary, to have a directly matching kernel driver for card level products to run it on a specific system. For digitizerNETBOX/generatorNETBOX or hybridNETBOX products the library is sufficient and no kernel driver has to be installed.

Spectrum delivers pre-compiled kernel driver modules for a number of common distributions with the cards. You may try to use one of these kernel modules for different distributions which have a similar kernel version. Unfortunately this won't work in most cases as most Linux system refuse to load a driver which is not exactly matching. In this case it is possible to get the kernel driver sources from Spectrum. Please contact your local sales representative to get more details on this procedure.

The Standard delivery contains the pre-compiled kernel driver modules for the most popular Linux distributions, like Suse, Debian, Fedora and Ubuntu. The list with all pre-compiled and readily supported distributions and their respective kernel version can be found under: https://spectrum-instrumentation.com/support/knowledgebase/software/Supported Linux_Distributions.php or via the shown QR code.

The Linux drivers have been tested with all above mentioned distributions by Spectrum. Each of these distributions has been installed with the default setup using no kernel updates. A lot more different distributions are used by customers with self compiled kernel driver modules.

Driver Installation with Installation Script

The driver is delivered as installable kernel modules together with libraries to access the kernel driver. The installation script will help you with the installation of the kernel module and the library.

This installation is only needed if you are operating real locally installed cards. For software emulated demo cards, remotely installed cards or for digitizerNETBOX/generatorNETBOX/hybridNETBOX products it is only necessary to install the libraries without a kernel as explained further below.

Login as root

It is necessary to have the root rights for installing a driver.

<u>Call the install.sh <install_path> script</u>

This script will try to use the package management of the system to install the kernel module and user-space driver library packages:

- the kernel driver package is called "spcm" (M2i, M3i) or "spcm4" (M4i, M4x, M2p, M5i)
- the driver library package is called "libspcm_linux"

Udev support

Once the driver is loaded it automatically generates the device nodes under /dev. The cards are automatically named to /dev/spcm0, /dev/spcm1,...

You may use all the standard naming and rules that are available with udev.

Start the driver

The kernel driver should be loaded automatically when the system boots. If you need to load the kernel driver manually use the "modprobe" command (as root or using sudo):

For M2i and M3i cards:

modprobe spcm

For M5i, M4i, M4x and M2p cards:

modprobe spcm4



Get first driver info

After the driver has been loaded successfully some information about the installed boards can be found in the matching /proc/ file as shown below. Some basic information from the on-board EEProm is listed for every card.

For M2i and M3i cards:

cat /proc/spcm_cards

For M5i, M4i, M4x and M2p cards:

cat /proc/spcm4_cards

Stop the driver

You can unload the kernel driver using the "modprobe -r" command (as root or using sudo):

For M2i and M3i cards:

modprobe -r spcm

For M5i, M4i, M4x and M2p cards:

modprobe -r spcm4

Standard Driver Update

A driver update is done with the same commands as shown above. Please make sure that the driver has been stopped before updating it. To stop the driver you may use the proper "modprobe -r" command as shown above.

Compilation of kernel driver sources (optional and local cards only)

The driver sources are only available for existing customers upon special request. Please send an email to Support@spec.de to receive the kernel driver sources. The driver sources are not part of the standard delivery. The driver source package contains only the sources of the kernel module, not the sources of the library.

Please do the following steps for compilation and installation of the kernel driver module:

<u>Login as root</u>

It is necessary to have the root rights for installing a driver.

Call the compile script

The compile script depends on the type of card that you have installed:

- for M2i and M3i cards: make_spcm_linux_kerneldrv.sh
- for M5i, M4i, M4x and M2p cards: make_spcm4_linux_kerneldrv.sh

This script will examine the type of system you use and compile the kernel with the correct settings. The compilation of the kernel driver modules requires the kernel sources of the running kernel. These are normally available as a package with a name like kernel-devel, kernel-dev, kernel-source and need to match the running kernel.

The compiled driver module will be copied to the module directory of the kernel (/lib/modules/\$(uname -r)/kernel/drivers/), and will be loaded automatically at the next boot. To load or unload the kernel driver module manually use the modprobe command as explained above in "Start the driver" and "Stop the driver".

Update of a self compiled kernel driver

If the kernel driver has changed, one simply has to perform the same steps as shown above and recompile the kernel driver module. However the kernel driver module isn't changed very often.

Normally an update only needs new libraries. To update the libraries only you can either download the full Linux driver (spcm_linux_drv_v123b4567) and only use the libraries out of this or one downloads the library package which is much smaller and doesn't contain the pre-compiled kernel driver module (spcm_linux_lib_v123b4567).

The update is done with a dedicated script which only updates the library file. This script is present in both driver archives:

sh install libonly.sh

Installing the library only without a kernel (for remote devices)

The kernel driver module only contains the basic hardware functions that are necessary to access locally installed card level products. The main part of the driver is located inside a dynamically loadable library that is delivered with the driver. This library is available in two different versions:

- spcm_linux_32bit_stdc++6.so supporting libstdc++.so.6 on 32 bit systems
- spcm_linux_64bit_stdc++6.so supporting libstdc++.so.6 on 64 bit systems

The matching version is installed automatically in the "/usr/lib" or "/usr/lib64/" or "/usr/lib/x86_64-linux-gnu" directory (depending on your Linux distribution) by the kernel driver install script for card level products. The library is renamed for easy access to libspcm_linux.so.

For digitizerNETBOX/generatorNETBOX/hybridNETBOX products and also for evaluating or using only the software simulated demo cards the library is installed with a separate install script:

sh install_libonly.sh

To access the driver library one must include the library in the compilation:

gcc -o test_prg -lspcm_linux test.cpp

To start programming the cards under Linux please use the standard C/C++ examples which are all running under Linux and Windows.

Installation from Spectrum Repository

The driver library, Spectrum Control Center and SBench6 can be easily installed and updated from our online repositories. Adding the repository to the system and installing software differs depending on the package format used by the Linux distribution.

DEB based distributions (like Debian, Ubuntu and derived distributions)

Execute the following commands to get the Spectrum repository key and convert it for local use:

wget http://spectrum-instrumentation.com/dl/repo-key.asc
gpg --dearmor -o repo-key.gpg repo-key.asc
cp repo-key.gpg /etc/apt/spectrum-instrumentation.gpg

To add the repository create a new file /etc/apt/sources.list.d/spectrum-instrumentation.list with this content. Please note that there is a mandatory blank between URL and "./":

deb [signed-by=/etc/apt/spectrum-instrumentation.gpg] http://spectrum-instrumentation.com/dl/ ./

Alternatively this line can be added to /etc/apt/sources.list

Then run

sudo apt update

to update the repository information.

To install the software (e.g. SBench6) run

sudo apt install sbench6

An overview of DEB based distributions can be found here: https://en.wikipedia.org/wiki/Category:Debian-based_distributions

<u>RPM based distributions</u>

On distributions using Zypper (such as openSUSE, SLES, ...) to add the repository run:

sudo zypper ar --repo http://spectrum-instrumentation.com/dl/spectrum_instrumentation.repo

The repository information will be updated automatically.

To install the software (e.g. SBench6) run

sudo zypper install SBench6

On distributions using DNF (such as Fedora, CentOS Stream, RHEL, ...) to add the repository run

sudo dnf config-manager --add-repo http://spectrum-instrumentation.com/dl/spectrum instrumentation.repo

The repository information will be updated automatically.

To install the software (e.g. SBench6) run

sudo dnf install SBench6

An overview of RPM based distributions can be found here: https://en.wikipedia.org/wiki/Category:RPM-based_Linux_distributions

Control Center

The Spectrum Control Center is also available for Linux and needs to be installed separately. The features of the Control Center are described in a later chapter in deeper detail. The Control Center has been tested under all Linux distributions for which Spectrum delivers pre-compiled kernel modules. The following packages need to be installed to run the Control Center:

- X-Server
- expat
- freetype
- fontconfig

Installation

dow.

- libpng
- libspcm_linux (the Spectrum Linux driver library)

Use the supplied packages in either *.deb or *.rpm format found in the driver section of the USB stick by double clicking the package file root rights from a X-Windows win-


The Control Center is installed under KDE, Gnome or Unity in the system/system tools section. It may be located directly in this menu or under a "More Programs" menu. The final location depends on the used Linux distribution. The program itself is installed as /usr/bin/spcmcontrol and may be started directly from here.

Card	Device Mapping	Support	About / Versions	•
Details		Inform	ation	Demo cards
Remo	te			Add Democard
V-DN	2.465-08	sn 0123	14	Had Democard
	HW Version	7		Edit Democard
	FW Version	40		
	Production Date	Week 1		Delete Democard
>-	Installed Netbox Feat		04	Updates
	Custom	0		Opdates
~	Remote M2i.4652-Exp			Firmware Upgrade
	handle name]::192.168.169.20::inst0:	
	on-board Memory			Install SW License
	max Sampling Rat			Install Feature
	- Quarz 1	24.000		
	Quarz 2	not inst		Calibration
	Production Date Installed Card Fea		2 of 2012	Calibration
	Installed Extended			Calibration
	Version Base Card		9	
	Modules	2		Tests and Monitoring
	Channels	8		Transfer Speed Test
	>- Ext Trig 0 Features		17	
	> Ext Clock 0 Feature			Memory Test
	>- Timestamp Featur			Identification
	> Firmware versions			Identification
	> Module Informati			Monitor
	>- Software License			
	Physical Location			Netbox / Remote Server
	- IP	192.168	3.169.20	Netbox Discovery
	VISA	TCPIP[1]::192.168.169.20::inst0:	
				Add Netbox manually
				Update cached card
				Delete cached card

Image 17: Device Manager showing a new Spectrum card

Manual Installation

To manually install the Control Center, first extract the files from the rpm matching your distribution:



You get the directory structure and the files contained in the rpm package. Copy the binary spomcontrol to /usr/bin. Copy the .desktop file to /usr/share/applications. Run Idconfig to update your systems library cache. Finally you can run spemcontrol.

Troubleshooting

If you get a message like the following after starting spcmcontrol:

spcm_control: error while loading shared libraries: libz.so.1: cannot open shared object file: No such file or directory

Run Idd spcm_control in the directory where spcm_control resides to see the dependencies of the program. The output may look like this:

```
libXext.so.6 => /usr/X11R6/lib/libXext.so.6 (0x4019e000)
libX11.so.6 => /usr/X11R6/lib/libX11.so.6 (0x401ad000)
libz.so.1 => not found
libdl.so.2 => /lib/libdl.so.2 (0x402ba000)
libpthread.so.0 => /lib/lib/libpthread.so.0 (0x402be000)
libstdc++.so.6 => /usr/lib/libstdc++.so.6 (0x402d000)
```

As seen in the output, one of the libraries isn't found inside the library cache of the system. Be sure that this library has been properly installed. You may then run Idconfig. If this still doesn't help please add the library path to /etc/ld.so.conf and run Idconfig again.

If the libspcm_linux.so is quoted as missing please make sure that you have installed the card driver properly before. If any other library is stated as missing please install the matching package of your distribution.

<u>Software</u>

This chapter gives you an overview about the structure of the drivers and the software, where to find and how to use the examples. It shows in detail, how the drivers are included using different programming languages and deals with the differences when calling the driver functions from them.

This manual only shows the use of the standard driver API. For further information on programming drivers for third-party software like LabVIEW, MATLAB, IVI or SCAPP an additional manual is required that is available on the USB stick or by download from our homepage.

Software Overview




Image 18: Spectrum Kernel Driver, API Library and Software structure

The Spectrum drivers offer you a common and fast API for using all of the board hardware features. This API is the same on all supported operating systems. Based on this API one can write own programs using any programming language that can access the driver API. This manual describes in detail the driver API, providing you with the necessary information to write your own programs. The drivers for third-party products like LabVIEW or MATLAB, IVI or SCAPP are also based on this API. The special functionality of these

drivers is not subject of this document and is described with separate manuals available on the USB stick or on the website.

Card Control Center

A special Card Control Center is available on the USB stick and from the internet for all Spectrum M2i/M3i/M4i/M4x/M2p/M5i cards and for all digitizerNETBOX, generatorNETBOX or hybridNETBOX products. Windows users find the Control Center installer on the USB stick under "Install/win/spcmcontrol_install.exe".

Linux users find the versions for the different stdc++ libraries under /Install/linux/spcm_control_center/ as RPM packages.

When using a digitizerNETBOX/generatorNETBOX/hybridNETBOX the Card Control Center installers for Windows and Linux are also directly available from the integrated webserver.

The Control Center under Windows and Linux is available as an executive program. Under Windows it is also linked as a system control and can be accessed directly



from the Windows control panel. Under Linux it is also available from the KDE Sys. Image 19: Spectrum Control Center Installer

tem Settings, the Gnome or Unity Control Center. The different functions of the Spectrum Card Control Center are explained in detail in the following passages.

N.

To install the Spectrum Control Center you will need to be logged in with administrator rights for your operating system. On all Windows versions, starting with Windows Vista, installations with enabled UAC will ask you to start the installer with administrative rights (run as administrator).

Discovery of Remote Cards, digitizerNETBOX/generatorNETBOX/hybridNETBOX products

The Discovery function helps you to find and identify the Spectrum LXI instruments like digitizerNETBOX, generatorNETBOX or hybridNETBOX available to your computer on the network. The Discovery function will also locate Spectrum card products handled by an installed Spectrum Remote Server somewhere on the network. The function is not needed if you only have locally installed cards.

Please note that only remote products are found that are currently not used by another program. Therefore in a bigger network the number of Spectrum products found may vary depending on the current usage of the products.

Execute the Discovery function by pressing the "Discovery" button. There is no progress window shown. After the discovery function has been executed the remotely found Spectrum products are listed under the node Remote as separate card level products. Inhere you find all hardware information as shown in the next topic and also the needed VISA resource string to access the remote card.

Please note that these information is also stored on your system and allows Spectrum software like SBench 6 to access the cards directly once found with the Discovery function.

After closing the control center and re-opening it the previously found remote products are shown with the prefix cached, only showing the card type and the serial number. This is the stored information that allows other Spectrum products to access previously found cards. Using the "Update cached cards" button will try to re-open these cards and gather information of it. Afterwards the remote cards may disappear if they're in use from somewhere else or the complete information of the remote products is shown again.

rd Device Mapping Support A	About / Versions	
etails	Information	Demo cards
 Local M4i.2234-x8 	00001	Add Democard
P M41.2234-x8 ■ Remote	sn 00001	
 A DN2.465-08 	sn 01234	Edit Democard
HW Version	7	Delete Democard
FW Version	40	Derete Democard
Production Date	Week 1 of 2013	Updates
Installed Netbox Features	00000004	
Custom	0	Eirmware Upgrade
A Remote M2i.4652-Exp	sn 00665	Testell Civilianes
handle name	TCPIP[0]::192.168.169.20::inst0::INSTR	Install SW License
on-board Memory	1024 MByte	Install Feature
max Sampling Rate	3.00 MS/s	
Ouarz 1	24.000 MHz	Calibration
Quarz 2	not installed	
Production Date	Week 42 of 2012	Calibration
Installed Card Features	0000818b	
Installed Extended Card.	none (0)	Tests and Monitoring
Version Base Card	91.24	
Modules	2	Transfer Speed Test
Channels	8	Memory Test
Ext Trig 0 Features	00000017	<u>Li</u> emory rese
Ext Clock 0 Features	00000017	Identification
Timestamp Features	00011707	
Firmware versions		Monitor
Module Information		Notice (Denote Course
Software License		Netbox / Remote Server
Physical Location		Netbox Discovery
IP	192.168.169.20	
VISA	TCPIP[0]::192.168.169.20::inst0::INSTR	Add Netbox manually
		Update cached card
		Delete cached card

Image 20: Spectrum Control Center showing detail card information

Enter IP Address of digitizerNETBOX/generatorNETBOX/hybridNETBOX manually

If for some reason an automatic discovery is not suitable, such as the case where the remote device is located in a different subnet, it can also be manually accessed by its type and IP address.




Image 21: Spectrum Control Center - entering an IP address for a NETBOX

Wake On LAN of digitizerNETBOX/generatorNETBOX/hybridNETBOX

Cached digitizerNETBOX/generatorNETBOX/hybridNETBOX products that are currently in standby mode can be woken up by using the "Wake remote device" entry from the context menu.

The Control Center will broadcast a standard Wake On LAN "Magic Packet", that is sent to the device's MAC address.

It is also possible to use any other Wake On LAN software to wake e.g. a digitizerNETBOX by sending such a "Magic Packet" to the MAC address, which must be then entered manually.

It is also possible to wake a remote device from your own application software by using the SP-C_NETBOX_WAKEONLAN register. To wake a digitizerNETBOX, generatorNETBOX or hybridNETBOX with the MAC address "00:03:2d:20:48", the following command can be issued:

spcm_dwSetParam_i64 (NULL, SPC_NETBOX_WAKEONLAN, 0x00032d2048ec);





Image 22: Spectrum Control Center: wake on LAN for a cached card

Netbox Monitor

The Netbox Monitor permanently monitors whether the digitizerNETBOX/generatorNETBOX/hybridNETBOX is still available through LAN. This tool is helpful if e.g. the digitizerNETBOX is located somewhere in the company LAN or located remotely or directly mounted inside another device. Starting the Netbox Monitor can be done in two different ways:

- Starting manually from the Spectrum Control Center using the context menu as shown above
- Starting from command line. The Netbox Monitor program is automatically installed together with the Spectrum Control Center and is located in the selected install folder. Using the command line tool one can place a simple script into the autostart folder to have the Netbox Monitor running automatically after system boot. The command line tool needs the IP address of the digitizerNETBOX/generatorNETBOX/hybridNETBOX to monitor:



The Netbox Monitor is shown as a small window with the type of digitizerNETBOX/generatorNETBOX in the title and the IP address under which it is accessed in the window itself. The Netbox Monitor runs completely independent of any other software and can be used in parallel to any application software. The background of the IP address is used to display the current status of the device. Pressing the Escape key or alt + F4 (Windows) terminates the Netbox Monitor permanently.

After starting the Netbox Monitor it is also displayed as a tray icon under Windows. The tray icon itself shows the status of the digitizerNETBOX/generatorNETBOX/hybridNETBOX as a color. Please note that the tray icon may be hidden as a Windows default and need to be set to visible using the Windows tray setup.

Left clicking on the tray icon will hide/show the small Netbox Monitor status window. Right clicking on the tray icon as shown in the picture on the right will open up a context menu. In here one can again select to hide/show the Netbox Monitor status window, one can directly open the web interface from here or quit the program (including the tray icon) completely.

The checkbox "Show Status Message" controls whether the tray icon should emerge a status message on status change. If enabled (which is default) one is notified with a status message if for example the LAN connection to the digitizerNETBOX/generatorNETBOX/hybridNETBOX is lost.

The status colors:

- Green: digitizerNETBOX/generatorNETBOX/hybridNETBOX available and accessible over LAN
- Cyan: digitizerNETBOX/generatorNETBOX/hybridNETBOX is used from my computer
- Yellow: digitizerNETBOX/generatorNETBOX/hybridNETBOX is used from a different computer
- Red: LAN connection failed, digitizerNETBOX/generatorNETBOX/hybridNETBOX is no longer accessible

Device identification

Pressing the *Identification* button helps to identify a certain device in either a remote location, such as inside a 19" rack where the back of the device with the type plate is not easily accessible, or a local device installed in a certain slot. Pressing the button starts flashing a visible LED on the device, until the dialog is closed, for:

- On a digitizerNETBOX/generatorNETBOX/hybridNETBOX: the LAN LED light on the front plate of the device
- On local or remote M5i, M4i, M4x or M2p card: the indicator LED on the card's bracket

This feature is not available for M2i/M3i cards, either local or remote, other than inside a digitizerNETBOX or generatorNETBOX.



DN2.462-08

Image 23: Netbox Monitor activation

🔏 Netbo	x ID
i	The Netbox LAN LED is blinking.
	ОК

Through the Control Center you can easily get the main information about all the installed Spectrum hardware. For each installed card there is a separate tree of information available. The picture shows the information for one installed card by example. This given information contains:

- Basic information as the type of card, the production date and its serial number, as well as the installed memory, the hardware revision of the base card, the number of available channels and installed acquisition modules.
- Information about the maximum sampling clock and the available quartz clock sources.
- The installed features/options in a sub-tree. The shown card is equipped for example with the option Multiple Recording, Gated Sampling, Timestamp and ABA-mode.
- Detailed Information concerning the installed acquisition modules. In case of the shown analog acquisition card the information consists of the module's hardware revision, of the converter resolution and the last calibration date as well as detailed information on the available analog input ranges, offset compensation capabilities and additional features of the inputs.

	Device Mapping Support A		
Details		Information	Demo cards
⊿ Loc			Add Democard
4	M4i.2234-x8	sn 00001	Aug Democard
	handle name	/dev/spcm0	Edit Democard
	on-board Memory	4096 MByte	
	max Sampling Rate	1250.00 MS/s	Delete Democard
	Quarz 1	not installed	
	Quarz 2	not installed	Updates
	Production Date	Week 24 of 2017	Firmware Upgrade
	Installed Card Features	000008f	Ermware opgrade
	Custom Modification	0000000	Install SW License
	Installed Extended Card Fea.		
	Version Base Card	9.28	Install Feature
	Modules	0	
	Channels	0	Calibration
	Ext Trig 0 Features	0000011f	Calibration
	Ext Trig 1 Features	00000116	
	Ext Clock 0 Features	00000019	
	Timestamp Features	00091707	Tests and Monitoring
	Firmware versions		Transfer Speed Test
	Module Information		Transfer Speed fest
	Version Module A	4.0	Memory Test
	Resolution	8 Bit	
	Calibration Date (Facto		Identification
	Analog Input Paths	1	Monitor
	Input Ranges	4	Monitor
	Range 0	-200 mV to 200 mV	Netbox / Remote Server
	Range 1	-500 mV to 500 mV	New ox / Remote Server
	Range 2	-1000 mV to 1000 mV	Netbox Discovery
	Range 3	-2500 mV to 2500 mV	
	Programmable Offsets		Add Netbox manually
	Analog Input Features		Update cached card
	Software License		Sporte concorcard
	Physical Location		Delete cached card
A Ren	note 192.168.169.20		
-		sn 00665	
	Counco mensore exp	31/0000	

Image 24: Spectrum Control Center: detailed hardware information on installed card

Firmware information

Another sub-tree is informing about the cards firmware version. As all Spectrum cards consist of several programmable components, there is one firmware version per component.

Nearly all of the components firmware can be updated by software. The only exception is the configuration device, which only can receive a factory update.

The procedure on how to update the firmware of your Spectrum card with the help of the card control center is described in a dedicated section later on.

The procedure on how to update the firmware of your digitizerNETBOX/generatorNETBOX/hybridNETBOX with the help of the integrated Webserver is described in a dedicated chapter later on.




Image 25: Spectrum Control Center - showing firmware information of an installed card

Software License information

This sub-tree is informing about installed possible software licenses.

As a default all cards come with the demo professional license of SBench6, that is limited to 30 starts of the software with all professional features unlocked.

The number of demo starts left can be seen here.

on-board Memory max Sampling Rate Quarz 1 Quarz 2 Production Date	sn 00000 /dev/spcm0 1024 MByte 80.00 MS/s not installed not installed Week 17 of 2018 0000008f	Edit Democard Qelete Democard Updates Ermware Upgrade
 Custom Modification Installed Extended Card Fea Version Base Card PCB Base Card 	0000000	Instal <u>S</u> W License Instal Feature Calibration
Ext Clock 0 Features	4 00000117 00000217 00091707	Calibration Tests and Monitoring Transfer Speed Test Memory Test
e citte ten	0 30	Identification Monitor Netbox / Remote Server Netbox Discovery Add Netbox manually Update cached card
	Quit	Delete cached card

Image 26: Spectrum Control Center - showing firmware information of an installed card

Card Device Mapping	Support About / Versions
	A.
	SPECTRUM
	INSTRUMENTATION
	Spectrum Control Center
	•
	(c) Spectrum GmbH, 2006 - 2016
	(c) Spectrum GmbH, 2006 - 2016 Version 1.74 build 13723
Spcm Driver Version	
Spcm Driver Version	
Library Version	Version 1.74 build 13723 Version 3.33 Build 13869
Library Version Kernel Version M2i/M3i	Version 1.74 build 13723 Version 3.33 Build 13869 not available
Library Version Kernel Version M2i/M3i Kernel Version M4i	Version 1.74 build 13723 Version 3.33 Build 13869 not available Version 1.01 Build 12200
Library Version Kernel Version M2i/M3i	Version 1.74 build 13723 Version 3.33 Build 13869 not available

Image 27: Spectrum Control Center - showing driver information details

Driver information

The Spectrum card control center also offers a way to gather information on the installed and used Spectrum driver.

The information on the driver is available through a dedicated tab, as the picture is showing in the example.

The provided information informs about the used type, distinguishing between Windows or Linux driver and the 32 bit or 64 bit type.

It also gives direct information about the version of the installed Spectrum kernel driver, separately for M2i/M3i cards and M4i/M4x/M2p/M5i cards and the version of the library (which is the *.dll file under Windows).

The information given here can also be found under Windows using the device manager form the control panel. For details in driver details within the control panel please stick to the section on driver installation in your hardware manual.

Installing and removing Demo cards

With the help of the card control center one can install demo cards in the system. A demo card is simulated by the Spectrum driver including data production for acquisition cards. As the demo card is simulated on the lowest driver level all software can be tested including SBench, own applications and drivers for third-party products like Lab-VIEW. The driver supports up to 64 demo cards at the same time. The simulated memory as well as the simulated software options can be defined when adding a demo card to the system.

Please keep in mind that these demo cards are only meant to test software and to show certain abilities of the software. They do not simulate the complete behavior of a card, especially not any timing concerning trigger, recording length or FIFO mode notification. The demo card will calculate data every time directly after been called and give it to the user application without any more delay. As the calculation routine isn't speed optimized, generating demo data may take more time than acquiring real data and transferring them to the host PC.

Installed demo cards are listed together with the real hardware in the main information tree as described above. Existing demo cards can be deleted by clicking the related button. The demo card details can be edited by using the edit button. It is for example possible to virtually install additional feature to one card or to change the type to test with a different number of channels.

emo Card Selection		
M4i-x8 ▼ 44xx ▼ M	4i.4451-x8 - 4x500 MS/s AD 14Bit	▼
ard Details		
lemory 4 GB 🔻		
eatures		
Features		
Multiple Recording	✓ Timestamp	Star-Hub 8 Cards
Gated Sampling	ABA Mode	Star-Hub 16 Cards
10V Amplifier Card	10V Amplifier Module	
Digital Inputs/Outputs	Digital I/O (SMA)	Digital I/O (FX2)
Seguence Mode	System Star-Hub Master	System Star-Hub Slave
BaseXIO		Remote Server
Extended Features		
Block Averaging Pulse Generators	Block Statistics	Boxcar Averaging
Custom Modification	Hardware Modification	Quartz 2
0	Default	▼ 500,00 MHz
Demo Sync Group		
Single card		

Image 28: Spectrum Control Center - adding a demo card to the sysstem

For installing demo cards on a system without real hardware simply run the Control Center installer. If the installer is not detecting the necessary driver files normally residing on a system with real hardware, it will simply install the Spcm_driver.



Feature upgrade

All optional features of the M2i/M3i/M4i/M4x/M2p/M5i cards that do not require any hardware modifications can be installed on fielded cards. After Spectrum has received the order, the customer will get a personalized upgrade code. Just start the card control center, click on "install feature" and enter that given code. After a short moment the feature will be installed and ready to use. No restart of the host system is required.

For details on the available options and prices please contact your local Spectrum distributor.

Software License upgrade

The software license for SBench 6 Professional is installed on the hardware. If ordering a software license for a card that has already been delivered you will get an upgrade code to install that software license. The upgrade code will only match for that particular card with the serial number given in the license. To install the software license please click the "Install SW License" button and type in the code exactly as given in the license.

Performing card calibration (A/D only)

The card control center also provides an easy way to access the automatic card calibration routines of the Spectrum A/D converter cards. Depending on the used card family this can affect offset calibration only or also might include gain calibration. Please refer to the dedicated chapter in your hardware manual for details.

This function is not available for D/A cards (AWG) or digital I/O cards

Feature Update for M3i.4142 sn 08025	? ×
Please enter the feature update code as it's written	in the update licence
	Cancel

Image 29: Spectrum Control Center - feature update, code entry

SW License Update fo	or M3i.4142 sn 08025
Please enter the license up	pdate code as it's written in the update licen
593afe6ef3	
5958166615	

Image 30: Spectrum Control Center - software license installe

Calibration M3i.4142 sn 08025	8	x
Please press the start button to start the automatic offset and gain calibration		
Calibration running - IR = 200 mV CH = 0x0003 SR = 250.000 MS/s Setup 2 - Gain Calibration - IR = 200 mV CH = 0x0003 SR = 250.000 MS/s Setup 2 - Offset Calibration		*
		-
Start Loop Cancel 4%	Quit	

Image 31: Spectrum Control Center - running an on-board calibration

Performing memory test

The complete on-board memory of the Spectrum

M2i/M3i/M4i/M4x/M2p/M5i cards can be tested by the memory test included with the card control center.

When starting the test, randomized data is generated and written to the onboard memory. After a complete write cycle all the data is read back and compared with the generated pattern.

Depending on the amount of installed on-board memory, and your computer's performance this operation might take a while.

Transfer speed test

Memory Test M3i,4142 sn 08025

Image 32: Spectrum Control Center - performing memory test

The control center allows to measure the bus transfer speed of an installed Spectrum card. Therefore different setup is run multiple times and the overall bus transfer speed is measured. To get reliable results it is necessary that you disable debug logging as shown below. It is also highly recommended that no other software or time-consuming background threads are running on that system. The speed test program runs the following two tests:

Repetitive Memory Transfers: single DMA data transfers are repeated and measured. This test simulates the measuring of pulse repetition frequency when doing multiple single-shots. The test is done using different block sizes. One can estimate the transfer in relation to the transferred data size on multiple single-shots.

Press the Start button to start the Speed Test	of this card	
	depends on the selected notification size as a small notify us reads that disturbs the continuous data transfer. The ing the card direction.	1
For performance reasons buffer size = 4 * No	tifysize.	Г
Notifysize: 1024 kByte Read 110.7 MB/s	Continuous memory used	
Notifysize: 2048 kByte Read 110.7 MB/s	Continuous memory used	-
Start Loop Cancel	66% Quit	_

Image 33: Spectrum Control Center - running a transfer speed test of one card

• FIFO mode streaming: this test measures the streaming speed in FIFO mode. The test can only use the same direction of transfer the card has been designed for (card to PC=read for all DAQ cards, PC to card=write for all generator cards and both directions for I/O cards). The streaming speed is tested without using the front-end to measure the maximum bus speed that can be reached. The Speed in FIFO mode depends on the selected notify size which is explained later in this manual in greater detail.

The results are given in MB/s meaning MByte per second. To estimate whether a desired acquisition speed is possible to reach one has to calculate the transfer speed in bytes. There are a few things that have to be put into the calculation:

- 12, 14 and 16 bit analog cards need two bytes for each sample.
- 16 channel digital cards need 2 bytes per sample while 32 channel digital cards need 4 bytes and 64 channel digital cards need 8 bytes.
- The sum of analog channels must be used to calculate the total transfer rate.
- The figures in the Speed Test Utility are given as MBytes, meaning 1024 * 1024 Bytes, 1 MByte = 1048576 Bytes

As an example running a card with 2 14 bit analog channels with 28 MHz produces a transfer rate of [2 channels * 2 Bytes/Sample * 28000000] = 112000000 Bytes/second. Taking the above figures measured on a standard 33 MHz PCI slot the system is just capable of reaching this transfer speed: 108.0 MB/s = 108 * 1024 * 1024 = 113246208 Bytes/second.

Unfortunately it is not possible to measure transfer speed on a system without having a Spectrum card installed.

Debug logging for support cases

For answering your support questions as fast as possible, the setup of the card, driver and firmware version and other information is very helpful.

Therefore the card control center provides an easy way to gather all that information automatically.

Different debug log levels are available through the graphical interface. By default the log level is set to "no logging" for maximum performance.

The customer can select different log levels and the path of the generated ASCII text file. One can also decide to delete the previous log file first before creating a new one automatically or to append different logs to one single log file.

ſ		ce Mapping Support About / Versions	
	Debug Loggi	ng	
	Log Level	Log all Errors	
	Log Path	C:\Users\bjoern\	
	Append	Logging to file File Name spcmdrv_debug.txt	c
	Kernel Regis		
	Continuous	Memory Allocation Per Card (MB) 0	

Image 34: Spectrum Control Center - activate debug logging for support cases



For maximum performance of your hardware, please make sure that the debug logging is set to "no logging" for normal operation. Please keep in mind that a detailed logging in append mode can quickly generate huge log files. Within the "Device mapping" tab of the Spectrum Control Center, one can enable the re-mapping of Spectrum devices, be it either local cards, remote instruments such as a digitizerNETBOX, generatorNETBOX, hybridNETBOX or even cards in a remote PC and accessed via the Spectrum remote server option.

In the left column the re-mapped device name is visible that is given to the device in the right column with its original un-mapped device string.

In this example the two local cards "spcm0" and "spcm1" are re-mapped to "spcm1" and "spcm0" respectively, so that their names are simply swapped.

The remote digitizerNETBOX device is mapped to spcm2.

The application software can then use the re-mapped name for simplicity instead of the quite long VISA string.

Changing the order of devices within one group (either local cards or remote devices) can simply be accomplished by dragging&dropping the cards to their desired position in the same table.

pectrum	Control Center V1.68 (Lib V3.23) (Loglevel 3) [DEV13-WIN764]
Card D	evice Mapping (active) Support About / Versions
🔽 Enable	-d
Local Dev	ices:
spcm0	spcm1 / M4i.6622-x8 SN 666
spcm1	spcm0 / M3i.4142 SN 41
Remote D)evices:
spcm2	TCPIP[0]::192.168.169.39::inst0::INSTR / M2i.4652-Exp SN 1
Add Ren	Note Devices

Image 35: Spectrum Control Center - using device mapping




Image 36: SBench 6 overview of main functionality with demo data

Accessing the hardware with SBench 6 After the installation of the cards and the drivers it can be useful to first test the

card function with a ready to run software before starting with programming. If accessing a digitizerNETBOX/generatorNETBOX a full SBench 6 Professional license is installed on the system and can be used without any limitations. For plug-in card level products a base version of SBench 6 is delivered with the card on USB stick also including a 30 starts Professional demo version for plain card products. If you already have bought a card prior to the first SBench 6 release please contact your local dealer to get a SBench 6 Professional demo version. All digitizerNETBOX/generatorNETBOX products come with a pre-installed full SBench 6 Professional.

SBench 6 supports all current acquisition and generation cards and digitizerNETBOX/generatorNETBOX products from Spectrum. Depending on the used product and the software setup, one can use SBench as a digital storage oscilloscope, a spectrum analyzer, a signal generator, a pattern generator, a logic analyzer or simply as a data recording front end. Different export and import formats allow the use of SBench 6 together with a variety of other programs.

On the USB stick you'll find an install version of SBench 6 in the directory "/Install/SBench6".

The current version of SBench 6 is available free of charge directly from the Spectrum website: www.spectrum-instrumentation.com. Please go to the download section and get the latest version there.

SBench 6 has been designed to run under Windows 7, 8, 10 and Windows 11 as well as Linux using KDE, Gnome or Unity Desktop.

C/C++ Driver Interface

C/C++ is the main programming language for which the drivers have been designed for. Therefore the interface to C/C++ is the best match. All the small examples of the manual showing different parts of the hardware programming are done with C. As the libraries offer a standard interface it is easy to access the libraries also with other programming languages like Delphi, Basic, Python or Java . Please read the following chapters for additional information on this.

60

Header files

The basic task before using the driver is to include the header files that are delivered on USB stick together with the board. The header files are found in the directory /Driver/c_header. Please don't change them in any way because they are updated with each new driver version to include the new registers and new functionality.


dlltyp.h	Includes the platform specific definitions for data types and function declarations. All data types are based on these definitions. The use of this type definition file allows the use of examples and programs on different platforms without changes to the program source. The header file supports Microsoft Visual C++, Bor- land C++ Builder and GNU C/C++ directly. When using other compilers it might be necessary to make a copy of this file and change the data types accord- ing to this compiler.
regs.h	Defines all registers and commands which are used in the Spectrum driver for the different boards. The registers a board uses are described in the board spe- cific part of the documentation. This header file is common for all cards. Therefore this file also contains a huge number of registers used on other card types than the one described in this manual. Please stick to the manual to see which registers are valid for your type of card.
spcm_drv.h	Defines the functions of the used SpcM driver. All definitions are taken from the file dlltyp.h. The functions themselves are described below.
spcerr.h	Contains all error codes used with the Spectrum driver. All error codes that can be given back by any of the driver functions are also described here briefly. The error codes and their meaning are described in detail in the appendix of this manual.

Example for including the header files:

// (driver includes			
#include	"dlltyp.h"	11	1st	include
#include	"regs.h"	11	2nd	include
#include	"spcerr.h"	11	3rd	include
#include	"spcm_drv.h"	11	4th	include

Please always keep the order of including the four Spectrum header files. Otherwise some or all of the functions do not work properly or compiling your program will be impossible!

General Information on Windows 64 bit drivers



After installation of the Spectrum 64 bit driver there are two general ways to access the hardware and to develop applications. If you're going to develop a real 64 bit application it is necessary to access the 64 bit driver dll (spcm_win64.dll) as only this driver dll is supporting the full 64 bit address range.

But it is still possible to run 32 bit applications or to develop 32 bit applications even under Windows 64 bit. Therefore the 32 bit driver dll (spcm_win32.dll) is also installed in the system. The Spectrum SBench5 software is for example running under Windows 64 bit using this driver. The 32 bit dll of course only offers the 32 bit address range and is therefore limited to access only 4 GByte of memory. Beneath both drivers the 64 bit kernel driver is running.

Mixing of 64 bit application with 32 bit dll or vice versa is not possible.

Microsoft Visual C++ 6.0, 2005 and newer 32 Bit

Include Driver

The driver files can be directly included in Microsoft C++ by simply using the library file spcm_win32_msvcpp.lib that is delivered together with the drivers. The library file can be found on the CD in the path /examples/c_cpp/c_header. Please include the library file in your Visual C++ project as shown in the examples. All functions described below are now available in your program.

Examples

Examples can be found on CD in the path /examples/c_cpp. This directory includes a number of different examples that can be used with any card of the same type (e.g. A/D acquisition cards, D/A acquisition cards). You may use these examples as a base for own programming and modify them as you like. The example directories contain a running workspace file for Microsoft Visual C++ 6.0 (*.dsw) as well as project files for Microsoft Visual Studio 2005 and newer (*.vcproj) that can be directly loaded or imported and compiled.

There are also some more board type independent examples in separate subdirectory. These examples show different aspects of the cards like programming options or synchronization and can be combined with one of the board type specific examples.

As the examples are build for a card class there are some checking routines and differentiation between cards families. Differentiation aspects can be number of channels, data width, maximum speed or other details. It is recommended to change the examples matching your card type to obtain maximum performance. Please be informed that the examples are made for easy understanding and simple showing of one aspect of programming. Most of the examples are not optimized for maximum throughput or repetition rates.

Microsoft Visual C++ 2005 and newer 64 Bit

Depending on your version of the Visual Studio suite it may be necessary to install some additional 64 bit components (SDK) on your system. Please follow the instructions found on the MSDN for further information.

Include Driver

The driver files can be directly included in Microsoft C++ by simply using the library file spcm_win64_msvcpp.lib that is delivered together with the drivers. The library file can be found on the CD in the path /examples/c_cpp/c_header. All functions described below are now available in your program.

Linux Gnu C/C++ 32/64 Bit

Include Driver

The interface of the linux drivers does not differ from the windows interface. Please include the "libspcm_linux.so" library in your makefile using the below shown "LIBS = -lspcm_linux" line, to have access to all driver functions. A makefile may look like this:

Examples

The Gnu C/C++ examples share the source with the Visual C++ examples. Please see above chapter for a more detailed documentation of the examples. Each example directory contains a makefile for the Gnu C/C++ examples.

C++ for .NET

Please see the next chapter for more details on the .NET inclusion.

Other Windows C/C++ compilers 32 Bit

Include Driver

To access the driver using a compiler such as e.g. MinGW or Borland, the driver functions must be loaded from the 32 bit driver DLL. Most compilers offer special tools to generate a matching library (e.g. Borland offers the implib tool that generates a matching library out of the windows driver DLL). If such a tool is available it is recommended to use it. Otherwise the driver functions need to be loaded from the dll using standard Windows functions. There is one example in the example directory /examples/c_cpp/dll_loading that shows the process.

Example of function loading:

```
hDLL = LoadLibrary ("spcm_win32.dll"); // Load the 32 bit version of the Spcm driver
pfn_spcm_hOpen = (SPCM_HOPEN*) GetProcAddress (hDLL, "_spcm_hOpen@4");
pfn_spcm_vClose = (SPCM_VCLOSE*) GetProcAddress (hDLL, "_spcm_vClose@4");
```

Other Windows C/C++ compilers 64 Bit

Include Driver

To access the driver using a compiler such as e.g. MinGW or Borland, the driver functions must be loaded from the 64 bit the driver DLL. Most compilers offer special tools to generate a matching library (e.g. Borland offers the implib tool that generates a matching library out of the windows driver DLL). If such a tool is available it is recommended to use it. Otherwise the driver functions need to be loaded from the dll using standard Windows functions. There is one example in the example directory /examples/c_cpp/dll_loading that shows the process for 32 bit environments. The only line that needs to be modified is the one loading the DLL:

Example of function loading:

```
hDLL = LoadLibrary ("spcm_win64.dll"); // Modified: Load the 64 bit version of the Spcm driver here
pfn_spcm_hOpen = (SPCM_HOPEN*) GetProcAddress (hDLL, "spcm_hOpen");
pfn_spcm_vClose = (SPCM_VCLOSE*) GetProcAddress (hDLL, "spcm_vClose");
```

Driver functions

The driver contains seven main functions to access the hardware.

Own types used by our drivers

To simplify the use of the header files and our examples with different platforms and compilers and to avoid any implicit type conversions we decided to use our own type declarations. This allows us to use platform independent and universal examples and driver interfaces. If you do not stick to these declarations please be sure to use the same data type width. However it is strongly recommended that you use our defined

type declarations to avoid any hard to find errors in your programs. If you're using the driver in an environment that is not natively supported by our examples and drivers please be sure to use a type declaration that represents a similar data width

Table 12: C/C++ type declarations for drivers and examples

Declaration	Туре	Declaration	Туре
int8	8 bit signed integer (range from -128 to +127)	uint8	8 bit unsigned integer (range from 0 to 255)
int16	16 bit signed integer (range from -32768 to 32767)	uint16	16 bit unsigned integer (range from 0 to 65535)
int32	32 bit signed integer (range from -2147483648 to 2147483647)	uint32	32 bit unsigned integer (range from 0 to 4294967295)
int64	64 bit signed integer (full range)	uint64	64 bit unsigned integer (full range)
drv_handle	handle to driver, implementation depends on operating system platform		

Notation of variables and functions

In our header files and examples we use a common and reliable form of notation for variables and functions. Each name also contains the type as a prefix. This notation form makes it easy to see implicit type conversions and minimizes programming errors that result from using incorrect types. Feel free to use this notation form for your programs also-

Table 13: C/C++ type naming convention throughout drivers and examples

Declaration	Notation	Declaration	Notation
int8	byName (byte)	uint8	cName (character)
int16	nName	uint16	wName (word)
int32	lName (long)	uint32	dwName (double word)
int64	llName (long long)	uint64	qwName (quad word)
int32*	plName (pointer to long)	char	szName (string with zero termination)

Function spcm_hOpen

This function initializes and opens an installed card supporting the new SpcM driver interface, which at the time of printing, are all cards of the M2i/M3i/M4i/M4x/M2p/M5i series and the related digitizerNETBOX/generatorNETBOX/hybridNETBOX devices. The function returns a handle that has to be used for driver access. If the card can't be found or the loading of the driver generated an error the function returns a NULL. When calling this function all card specific installation parameters are read out from the hardware and stored within the driver. It is only possible to open one device by one software as concurrent hardware access may be very critical to system stability. As a result when trying to open the same device twice an error will be raised and the function returns NULL.

Function spcm_hOpen (const char* szDeviceName):

Under Linux the device name in the function call needs to be a valid device name. Please change the string according to the location of the device if you don't use the standard Linux device names. The driver is installed as default under /dev/spcm0, /dev/spcm1 and so on. The kernel driver numbers the devices starting with 0.

Under Windows the only part of the device name that is used is the trailing number. The rest of the device name is ignored. Therefore to keep the examples simple we use the Linux notation in all our examples. The trailing number gives the index of the device to open. The Windows kernel driver numbers all devices that it finds on boot time starting with 0.

Example for local installed cards

Example for digitizerNETBOX/generatorNETBOX and remote installed cards

If the function returns a NULL it is possible to read out the error description of the failed open function by simply passing this NULL to the error function. The error function is described in one of the next topics.

Function spcm_vClose

This function closes the driver and releases all allocated resources. After closing the driver handle it is not possible to access this driver any more. Be sure to close the driver if you don't need it any more to allow other programs to get access to this device.

Function spcm_vClose:

<pre>void _stdcall spcm_vClose (// closes the drv_handle hDevice);</pre>

Example:

spcm vClose (hDrv);

Function spcm_dwSetParam

All hardware settings are based on software registers that can be set by one of the functions spcm_dwSetParam. These functions set a register to a defined value or execute a command. The board must first be initialized by the spcm_hOpen function. The parameter lRegister must have a valid software register constant as defined in regs.h. The available software registers for the driver are listed in the board specific part of the documentation below. The function returns a 32 bit error code if an error occurs. If no error occurs the function returns ERR_OK, what is zero.

Function spcm_dwSetParam

```
uint32 _stdcall spcm_dwSetParam_i32 (
    drv_handle hDevice,
                                                                                                                                                   // Return value is an error code
                                                                                                                                                   // handle to an already opened device
               int32
                                                          lRegister,
                                                                                                                                                   // software register to be modified
               int32
                                                          lValue);
                                                                                                                                                   //% \left( {{{\rm{the}}}} \right) = \left( {{{\rm{the}}}} \right) \left( {{{{\rm{the}}}} \right) \left( {{{{\rm{the}}}}} \right) \left( {{{{\rm{the}}}} \right) \left( {{{{the}}}} \right) \left( {{{{the}}}} \right) \left( 
// handle to an already opened device
               int32
                                                          lRegister,
                                                                                                                                                  // software register to be modified
                                                                                                                                                   // upper 32 bit of the value. Containing the sign bit !
               int32
                                                          lValueHigh.
               uint32
                                                          dwValueLow);
                                                                                                                                                   // lower 32 bit of the value.
uint32 _stdcall spcm_dwSetParam_i64 (
                                                                                                                                                // Return value is an error code
                                                                                                                                                   \ensuremath{{\prime}}\xspace // handle to an already opened device
              drv handle hDevice,
                                                                                                                                                   // software register to be modified
               int32
                                                          lRegister,
                                                                                                                                                   // the value to be set
               int64
                                                          llValue);
uint32 _stdcall spcm_dwSetParam_d64 (
                                                                                                                                                   // Return value is an error code
               drv_handle hDevice,
                                                                                                                                                   // handle to an already opened device
               int.32
                                                         lRegister,
                                                                                                                                                  // software register to be modified
              double
                                                          dValue);
                                                                                                                                                   // the value to be set
uint32 _stdcall spcm_dwSetParam_ptr (
                                                                                                                                                 // Return value is an error code
               drv_handle
                                                                                                                                                   // handle to an already opened device
                                                         hDevice,
               int32
                                                          lRegister,
                                                                                                                                                   // software register to be modified
              void*
                                                           pvValue,
                                                                                                                                                   // pointer for the return value
              unit64
                                                           qwLen);
                                                                                                                                                   // length of the buffer behind the pvValue
```

The functions spcm_dwSetParam_d64 and spcm_dwSetParam_ptr have been added with driver release V 7.00

Example:

if (spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, 16384) != ERR_OK)
 printf ("Error when setting memory size\n");

This example sets the memory size to 16 kSamples (16384). If an error occurred the example will show a short error message

Function spcm dwGetParam

All hardware settings are based on software registers that can be read by one of the functions spcm_dwGetParam. These functions read an internal register or status information. The board must first be initialized by the spcm_hOpen function. The parameter lRegister must have a valid software register constant as defined in the regs.h file. The available software registers for the driver are listed in the board specific part of the documentation below. The function returns a 32 bit error code if an error occurs. If no error occurs the function returns ERR_OK, what is zero.

Function spcm_dwGetParam

uint32 _stdcall spcm_dwGetParam_i32 (drv_handle hDevice, int32 lRegister, int32* plValue);	<pre>// handle to an already opened device // software register to be read out</pre>
int32 lRegister, int32* plValueHigh,	<pre>(// Return value is an error code // handle to an already opened device // software register to be read out // pointer for the upper part of the return value // pointer for the lower part of the return value</pre>
	<pre>// handle to an already opened device // software register to be read out</pre>
	<pre>// handle to an already opened device // software register to be modified</pre>
	<pre>// handle to an already opened device // software register to be modified // pointer for the return value</pre>

The functions spcm_dwGetParam_d64 and spcm_dwGetParam_ptr have been added with driver release V 7.00

Example:

```
int32 lSerialNumber;
spcm_dwGetParam_i32 (hDrv, SPC_PCISERIALNO, &lSerialNumber);
printf ("Your card has serial number: %05d\n", lSerialNumber);
```

The example reads out the serial number of the installed card and prints it. As the serial number is available under all circumstances there is no error checking when calling this function.

Different call types of spcm dwSetParam and spcm dwGetParam: i32, i64, i64m, d64

The four functions only differ in the type of the parameters that are used to call them. As some of the registers can exceed the 32 bit integer range (like memory size or post trigger) it is recommended to use the _i64 function to access these registers. However as there are some programs or compilers that don't support 64 bit integer variables there are two functions that are limited to 32 bit integer variables. In case that you do not access registers that exceed 32 bit integer please use the _i32 function. In case that you access a register which exceeds 64 bit value please use the _i64m calling convention. Inhere the 64 bit value is split into a low double word part and a high double word part. Please be sure to fill both parts with valid information.

As some registers need to be read/written in double precision and can't be read/written as integer values, two additional new functions for accessing double values have been added with the suffix _d64.

If accessing 64 bit registers with 32 bit functions the behaviour differs depending on the real value that is currently located in the register. Please have a look at this table to see the different reactions depending on the size of the register:

Table 14: Spectrum driver API functions overview and differentiation between 32 bit and 64 bit registers

Internal register	read/write	Function type	Behavior
32 bit register	read	spcm_dwGetParam_i32	value is returned as 32 bit integer in plValue
32 bit register	read	spcm_dwGetParam_i64	value is returned as 64 bit integer in pllValue
32 bit register	read	spcm_dwGetParam_i64m	value is returned as 64 bit integer, the lower part in plValueLow, the upper part in plValueHigh. The upper part can be ignored as it's only a sign extension
32 bit register	read	spcm_dwGetParam_d64	value is returned as 64 bit double in pdValue
32 bit register	write	spcm_dwSetParam_i32	32 bit value can be directly written
32 bit register	write	spcm_dwSetParam_i64	64 bit value can be directly written, please be sure not to exceed the valid register value range
32 bit register	write	spcm_dwSetParam_i64m	32 bit value is written as IIValueLow, the value IIValueHigh needs to contain the sign extension of this value. In case of IIValueLow being a value >= 0 IIValueHigh can be 0, in case of IIValueLow being a value < 0, IIValueHigh has to be -1.
32 bit register	write	spcm_dwSetParam_d64	32 bit value needs to converted to double. Please make sure no to exceed the valid register range
64 bit register	read	spcm_dwGetParam_i32	If the internal register has a value that is inside the 32 bit integer range (-2G up to (2G - 1)) the value is returned normally. If the internal register exceeds this size an error code ERR_EXCEEDSINT32 is returned. As an example: reading back the installed memory will work as long as this memory is < 2 GByte. If the installed memory is >= 2 GByte the function will return an error.
64 bit register	read	spcm_dwGetParam_i64	value is returned as 64 bit integer value in pllValue independent of the value of the internal register.
64 bit register	read	spcm_dwGetParam_i64m	the internal value is split into a low and a high part. As long as the internal value is within the 32 bit range, the low part plValueLow contains the 32 bit value and the upper part plValueHigh can be ignored. If the internal value exceeds the 32 bit range it is absolutely necessary to take both value parts into account.
64 bit register	read	spcm_dwGetParam_d64	value is returned as 64 bit double in pdValue. Please note that double values are limited to 2^48. Any larger value is not returned with full precision.
64 bit register	write	spcm_dwSetParam_i32	the value to be written is limited to 32 bit range. If a value higher than the 32 bit range should be written, one of the other function types need to used.

Table 14: Spectrum driver API functions overview and differentiation between 32 bit and 64 bit registers

Internal register	read/write	Function type	Behavior
64 bit register	write	spcm_dwSetParam_i64	the value has to be split into two parts. Be sure to fill the upper part IValueHigh with the correct sign extension even if you only write a 32 bit value as the driver every time interprets both parts of the function call.
64 bit register	write	spcm_dwSetParam_i64m	the value can be written directly independent of the size.
64 bit register	write	spcm_dwSetParam_d64	the value need to be converted to double. Any value up to 2^48 can be written directly. Larger values need to be written using the _i64 function

Function spcm dwGetContBuf

This function reads out the internal continuous memory buffer in bytes, in case one has been allocated. If no buffer has been allocated the function returns a size of zero and a NULL pointer. You may use this buffer for data transfers. As the buffer is continuously allocated in memory the data transfer will speed up by up to 15% - 25%, depending on your specific kind of card. Please see further details in the appendix of this manual.

drv_handle uint32	<pre>spcm_dwGetContBuf_i64 (hDevice, dwBufType, ppvDataBuffer, pqwContBufLen);</pre>	 	Return value is an error code handle to an already opened device type of the buffer to read as listed above under SPCM_BUF_XXXX address of available data buffer length of available continuous buffer
drv_handle uint32	<pre>spcm_dwGetContBuf_i64m hDevice, dwBufType, ppvDataBuffer, pdwContBufLenH, pdwContBufLenL);</pre>	 	Return value is an error code handle to an already opened device type of the buffer to read as listed above under SPCM_BUF_XXXX address of available data buffer high part of length of available continuous buffer low part of length of available continuous buffer

These functions have been added in driver version 1.36. The functions are not available in older driver versions.



These functions also only have effect on locally installed cards and are neither useful nor usable with any digitizerNETBOX or generatorNETBOX products, because no local kernel driver is involved in such a setup. For remote devices these functions will return a NULL pointer for the buffer and 0 Bytes in length.

Function spcm dwDefTransfer

The spcm_dwDefTransfer function defines a buffer for a following data transfer. This function only defines the buffer, there is no data transfer performed when calling this function. Instead the data transfer is started with separate register commands that are documented in a later chapter. At this position there is also a detailed description of the function parameters.

Please make sure that all parameters of this function match. It is especially necessary that the buffer address is a valid address pointing to memory buffer that has at least the size that is defined in the function call. Please be informed that calling this function with non valid parameters may crash your system as these values are base for following DMA transfers.

The use of this function is described in greater detail in a later chapter.

Function spcm_dwDefTransfer

uint32 stdcall	spcm dwDefTransfer i64m	(//	Defines the transfer buffer by 2 x 32 bit unsigned integer
drv handle			handle to an already opened device
uint32	dwBufType,	11	type of the buffer to define as listed above under SPCM BUF XXXX
uint32	dwDirection,	11	the transfer direction as defined above
uint32	dwNotifySize,	11	no. of bytes after which an event is sent (0=end of transfer)
void*	pvDataBuffer,	11	pointer to the data buffer
uint32	dwBrdOffsH,	11	high part of offset in board memory (zero when using FIFO mode)
uint32	dwBrdOffsL,	11	low part of offset in board memory (zero when using FIFO mode)
uint32	dwTransferLenH,	11	high part of transfer buffer length
uint32	dwTransferLenL);	11	low part of transfer buffer length
			Defines the transfer buffer by using 64 bit unsigned integer values
drv_handle	hDevice,	11	handle to an already opened device
uint32	dwBufType,	11	type of the buffer to define as listed above under SPCM_BUF_XXXX
uint32	dwDirection,	11	the transfer direction as defined above
uint32	dwNotifySize,	11	no. of bytes after which an event is sent (0=end of transfer)
void*	pvDataBuffer,	11	pointer to the data buffer
uint64	qwBrdOffs,	11	offset for transfer in board memory (zero when using FIFO mode)
uint64	qwTransferLen);	11	buffer length

This function is available in two different formats as the spcm_dwGetParam and spcm_dwSetParam functions are. The background is the same. As long as you're using a compiler that supports 64 bit integer values please use the _i64 function. Any other platform needs to use the _i64m function and split offset and length in two 32 bit words.

Example:

```
int16* pnBuffer = (int16*) pvAllocMemPageAligned (16384);
if (spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 0, (void*) pnBuffer, 0, 16384) != ERR_OK)
printf ("DefTransfer failed\n");
```

The example defines a data buffer of 8 kSamples of 16 bit integer values = 16 kByte (16384 byte) for a transfer from card to PC memory. As notify size is set to 0 we only want to get an event when the transfer has finished.

Function spcm_dwInvalidateBuf

The invalidate buffer function is used to tell the driver that the buffer that has been set with spcm_dwDefTransfer call is no longer valid. It is necessary to use the same buffer type as the driver handles different buffers at the same time. Call this function if you want to delete the buffer memory after calling the spcm_dwDefTransfer function. If the buffer already has been transferred after calling spcm_dwDefTransfer it is not necessary to call this function. When calling spcm_dwDefTransfer any previously defined buffer of this type is automatically invalidated.

Function spcm_dwInvalidateBuf

```
uint32 _stdcall spcm_dwInvalidateBuf ( // invalidate the transfer buffer
drv_handle hDevice, // handle to an already opened device
uint32 dwBufType); // type of the buffer to invalidate as
// listed above under SPCM_BUF_XXXX
```

Function spcm_dwGetErrorInfo

The function returns complete error information on the last error that has occurred. The error handling itself is explained in a later chapter in greater detail. When calling this function please be sure to have a text buffer allocated that has at least ERRORTEXTLEN length. The error text function returns a complete description of the error including the register/value combination that has raised the error and a short description of the error generating register/value for own error handling. If not needed the buffers for register/value can be left to NULL.

Note that the timeout event (ERR_TIMEOUT) is not counted as an error internally as it is not locking the driver but as a valid event. Therefore the GetErrorInfo function won't return the timeout event even if it had occurred in between. You can only recognize the ERR_TIMEOUT as a direct return value of the wait function that was called.

Function spcm_dwGetErrorInfo

// for reading errors that occur during hOpen(), leave the drv_handle parameter NULL				
drv_handle uint32* int32*	<pre>spcm_dwGetErrorInfo_i32 (hDevice, // handle to an already opened device pdwErrorReg, // address of the error register (can be NULL if not of interest) plErrorValue, // address of the error value (can be NULL if not of interest) pszErrorTextBuffer[ERRORTEXTLEN]); // text buffer for text error</pre>			
drv_handle uint32* int64*	<pre>spcm_dwGetErrorInfo_i64 (hDevice, // handle to an already opened device pdwErrorReg, // address of the error register (can be NULL if not of interest) pllErrorValue, // address of the error value (can be NULL if not of interest) pszErrorTextBuffer[ERRORTEXTLEN]); // text buffer for text error</pre>			
drv_handle uint32* double*	<pre>spcm_dwGetErrorInfo_d64 (hDevice, // handle to an already opened device pdwErrorReg, // address of the error register (can be NULL if not of interest) pdErrorValue, // address of the error value (can be NULL if not of interest) pszErrorTextBuffer[ERRORTEXTLEN]); // text buffer for text error</pre>			

The function spcm_dwGetErrorInfo_i64 and spcm_dwGetErrorInfo_d64 have been added with driver release V 7.00

Example:

```
char szErrorBuf[ERRORTEXTLEN];
if (spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, -1))
        {
        spcm_dwGetErrorInfo_i64 (hDrv, NULL, NULL, szErrorBuf);
        printf ("Set of memsize failed with error message: %s\n", szErrorBuf);
        }
```

Delphi (Pascal) Programming Interface

Driver interface

The driver interface is located in the sub-directory d_header and contains the following files. The files need to be included in the delphi project and have to be put into the "uses" section of the source files that will access the driver. Please do not edit any of these files as they're regularly updated if new functions or registers have been included.

file spcm win32.pas

The file contains the interface to the driver library and defines some needed constants and variable types. All functions of the delphi library are similar to the above explained standard driver functions:

```
// ----- device handling functions -----
function spcm_hOpen (strName: pchar): int32; stdcall; external 'spcm_win32.dll' name '_spcm_hOpen04';
procedure spcm_vClose (hDevice: int32); stdcall; external 'spcm_win32.dll' name '_spcm_vClose04';
function spcm dwGetErrorInfo i32 (hDevice: int32; var lErrorReg, lErrorValue: int32; strError: pchar): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwGetErrorInfo_i32016'
function spcm_dwGetErrorInfo_i64 (hDevice: int32; var plErrorReg: int32; var pllErrorValue: int64; strError:
PAnsiChar): uint32; stdcall; external 'spcm_win32.dll' name '_spcm_dwGetErrorInfo_i64016'
function spcm_dwGetErrorInfo_d64 (hDevice: int32; var plErrorReg: int32; var pdErrorValue: double; strError:
PAnsiChar): uint32; stdcall; external 'spcm_win32.dll' name '_spcm_dwGetErrorInfo_d64016'
// ----- register access functions -----
function spcm_dwSetParam_i32 (hDevice, lRegister, lValue: int32): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwSetParam_i32012';
function spcm_dwSetParam_i64 (hDevice, lRegister: int32; llValue: int64): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwSetParam_i64@16';
function spcm_dwSetParam_d64 (hDevice, lRegister: int32; dValue: double): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwSetParam_d64@16';
function spcm_dwGetParam_i32 (hDevice, lRegister: int32; var plValue: int32): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwGetParam_i32012';
function spcm_dwGetParam_i64 (hDevice, lRegister: int32; var pllValue: int64): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwGetParam_i64@12';
function spcm_dwGetParam_d64 (hDevice, lRegister: int32; var pdValue: double): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwGetParam_d64012';
// ----- data handling -----
function spcm_dwDefTransfer_i64 (hDevice, dwBufType, dwDirection, dwNotifySize: int32; pvDataBuffer: Pointer;
11BrdOffs, 11TransferLen: int64): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwDefTransfer_i64@36';
function spcm_dwInvalidateBuf (hDevice, lBuffer: int32): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwInvalidateBuf@8';
```

The file also defines types used inside the driver and the examples. The types have similar names as used under C/C++ to keep the examples more simple to understand and allow a better comparison.

file spcm win64.pas

The file contains the interface to the driver library and defines some needed constants and variable types. All functions of the delphi library are similar to the above explained standard driver functions:

```
// ----- device handling functions -----
function spcm hOpen (strName: pchar): int32; stdcall; external 'spcm win32.dll' name ' spcm hOpen@4';
procedure spcm_vClose (hDevice: int32); stdcall; external 'spcm_win32.dll' name '_spcm_vClose@4';
function spcm dwGetErrorInfo i32 (hDevice: int32; var lErrorReg, lErrorValue: int32; strError: pchar): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwGetErrorInfo_i32016'
function spcm_dwGetErrorInfo_i64 (hDevice: int32; var plErrorReg: int32; var pllErrorValue: int64; strError:
PAnsiChar): uint32; stdcall; external 'spcm_win32.dll' name '_spcm_dwGetErrorInfo_i64016'
function spcm_dwGetErrorInfo_d64 (hDevice: int32; var plErrorReg: int32; var pdErrorValue: double; strError:
PAnsiChar): uint32; stdcall; external 'spcm_win32.dll' name '_spcm_dwGetErrorInfo_d64016'
       -- register access functions -----
function spcm_dwSetParam_i32 (hDevice, lRegister, lValue: int32): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwSetParam_i32012';
function spcm_dwSetParam_i64 (hDevice, lRegister: int32; llValue: int64): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwSetParam_i64@16';
function spcm_dwSetParam_d64 (hDevice, lRegister: int32; dValue: double): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwSetParam_d64@16';
function spcm dwGetParam i32 (hDevice, lRegister: int32; var plValue: int32): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwGetParam_i32012';
function spcm_dwGetParam_i64 (hDevice, lRegister: int32; var pllValue: int64): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwGetParam_i64@12';
function spcm dwGetParam d64 (hDevice, lRegister: int32; var pdValue: double): uint32;
stdcall; external 'spcm win32.dll' name ' spcm dwGetParam d64@12';
// ----- data handling -----
function spcm_dwDefTransfer_i64 (hDevice, dwBufType, dwDirection, dwNotifySize: int32; pvDataBuffer: Pointer;
11BrdOffs, 11TransferLen: int64): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwDefTransfer_i64@36';
function spcm dwInvalidateBuf (hDevice, lBuffer: int32): uint32;
stdcall; external 'spcm_win32.dll' name '_spcm_dwInvalidateBuf@8';
```

file SpcRegs.pas

The SpcRegs.pas file defines all constants that are used for the driver. The constant names are the same names as used under the C/C++ examples. All constants names will be found throughout this hardware manual when certain aspects of the driver usage are explained. It is recommended to only use these constant names for better visibility of the programs:


```
const SPC M2CMD
                                           = 100;
                                                                   { write a command }
                                           = $0000001;
const
          M2CMD_CARD_RESET
                                                                   { hardware reset
          M2CMD_CARD_WRITESETUP
M2CMD_CARD_START
                                           = $0000002;
const
                                                                     write setup only }
                                           = $0000004;
                                                                     start of card (including writesetup) }
const
          M2CMD_CARD_ENABLETRIGGER
const
                                           = $0000008:
                                                                   { enable trigger engine
. . .
```

file SpcErr.pas

The SpeErr.pas file contains all error codes that may be returned by the driver.

Including the driver files

To use the driver function and all the defined constants it is necessary to include the files into the project as shown in the picture on the right. The project overview is taken from one of the examples delivered on the USB stick. Besides including the driver files in the project it is also necessary to include them in the uses section of the source files where functions or constants should be used:





Examples

Examples for Delphi can be found on the USB stick in the directory /examples/delphi. The directory contains the above mentioned delphi header files and a couple of universal examples, each of them working with a certain type of card. Please feel free to use these examples as a base for your programs and to modify them in any kind.

spcm scope

The example implements a very simple scope program that makes single acquisitions on button pressing. A fixed setup is done inside the example. The spcm_scope example can be used with any analog data acquisition card from Spectrum. It covers cards with 1 byte per sample (8 bit resolution) as well as cards with 2 bytes per sample (12, 14 and 16 bit resolution)

The program shows the following steps:

- Initialization of a card and reading of card information like type, function and serial number
- Doing a simple card setup
- Performing the acquisition and waiting for the end interrupt
- Reading of data, re-scaling it and displaying waveform on screen

.NET programming languages

<u>Library</u>

For using the driver with a .NET based language Spectrum delivers a special library that encapsulates the driver in a .NET object. By adding this object to the project it is possible to access all driver functions and constants from within your .NET environment.

There is one small console based example for each supported .NET language that shows how to include the driver and how to access the cards. Please combine this example with the different standard examples to get the different card functionality.

Declaration

The driver access methods and also all the type, register and error declarations are combined in the object Spcm and are located in one of the two DLLs either SpcmDrv32.NET.dll or SpcmDrv64.NET.dll delivered with the .NET examples.

For simplicity, either file is simply called "SpcmDrv.NET.dll" in the following passages and the actual file name must be replaced with either the 32bit or 64bit version according to your application.

Spectrum also delivers the source code of the DLLs as a C# project. These sources are located in the directory SpcmDrv.NET.

```
namespace Spcm
    public class Drv
         [DllImport("spcm win32.dll")]public static extern IntPtr spcm hOpen (string szDeviceName);
         [DllImport("spcm_win32.dll")]public static extern void spcm_vClose (IntPtr hDevice);
    public class CardType
        public const int TYP_M2I2020
public const int TYP M2I2021
                                                            = unchecked ((int)0x00032020);
                                                             = unchecked ((int)0x00032021);
        public const int TYP_M2I2025
                                                             = unchecked ((int)0x00032025);
    public class Regs
        public const int SPC_M2CMD
public const int M2CMD_CARD_RESET
                                                            = unchecked ((int)100);
= unchecked ((int)0x00000001);
        public const int M2CMD CARD WRITESETUP
                                                             = unchecked ((int)0x0000002);
. . .
```

Using C#

The SpcmDrv.NET.dll needs to be included within the Solution Explorer in the References section. Please use right mouse and select "AddReference". After this all functions and constants of the driver object are available.

Please see the example in the directory CSharp as a start:

```
// ----- open card -----
hDevice = Drv.spcm_hOpen("/dev/spcm0");
if ((int)hDevice == 0)
    {
        Console.WriteLine("Error: Could not open card\n");
        return 1;
     }
// ----- get card type -----
dwErrorCode = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCITYP, out lCardType);
dwErrorCode = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCISERIALNR, out lSerialNumber);
```

Example for digitizerNETBOX/generatorNETBOX and remotely installed cards:

// ----- open remote card ----hDevice = Drv.spcm_hOpen("TCPIP::192.168.169.14::INST0::INSTR");

Using Managed C++/CLI

The SpcmDrv.NET.dll needs to be included within the project options. Please select "Project" - "Properties" - "References" and finally "Add new Reference". After this all functions and constants of the driver object are available.

Please see the example in the directory CppCLR as a start:

```
// ----- open card -----
hDevice = Drv::spcm_hOpen("/dev/spcm0");
if ((int)hDevice == 0)
    {
        Console::WriteLine("Error: Could not open card\n");
        return 1;
     }
// ----- get card type -----
dwErrorCode = Drv::spcm_dwGetParam_i32(hDevice, Regs::SPC_PCITYP, lCardType);
dwErrorCode = Drv::spcm_dwGetParam_i32(hDevice, Regs::SPC_PCISERIALNR, lSerialNumber);
```

Example for digitizerNETBOX/generatorNETBOX and remotely installed cards:

```
// ----- open remote card -----
hDevice = Drv::spcm_hOpen("TCPIP::192.168.169.14::INST0::INSTR");
```

Using VB.NET

The SpcmDrv.NET.dll needs to be included within the project options. Please select "Project" - "Properties" - "References" and finally "Add new Reference". After this all functions and constants of the driver object are available.

Please see the example in the directory VB.NET as a start:

```
' ----- open card -----
hDevice = Drv.spcm_hOpen("/dev/spcm0")

If (hDevice = 0) Then
    Console.WriteLine("Error: Could not open card\n")
Else
    ' ----- get card type -----
    dwError = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCITYP, lCardType)
    dwError = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCISERIALNR, lSerialNumber)
```

Example for digitizerNETBOX/generatorNETBOX and remotely installed cards:

```
' ----- open remote card -----
hDevice = Drv.spcm_hOpen("TCPIP::192.168.169.14::INST0::INSTR")
```

<u>Using J#</u>

The SpcmDrv.NET.dll needs to be included within the Solution Explorer in the References section. Please use right mouse and select "AddReference". After this all functions and constants of the driver object are available.

Please see the example in the directory JSharp as a start:

```
// ----- open card -----
hDevice = Drv.spcm_hOpen("/dev/spcm0");
if (hDevice.ToInt32() == 0)
   System.out.println("Error: Could not open card\n");
else
   {
    // ----- get card type -----
    dwErrorCode = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCITYP, 1CardType);
    dwErrorCode = Drv.spcm_dwGetParam_i32(hDevice, Regs.SPC_PCISERIALNR, 1SerialNumber);
```

Example for digitizerNETBOX/generatorNETBOX and remotely installed cards:

```
' ----- open remote card -----
hDevice = Drv.spcm_hOpen("TCPIP::192.168.169.14::INST0::INSTR")
```

Python Programming Interface and Examples

Driver interface

The driver interface contains the following files. The files need to be included in the python project. Please do not edit any of these files as they are regularly updated if new functions or registers have been included. To use pyspcm you need either python 2 (2.4, 2.6 or 2.7) or python 3 (3.x) and ctype, which is included in python 2.6 and newer and needs to be installed separately for Python 2.4.

file pyspcm.py

The file contains the interface to the driver library and defines some needed constants. All functions of the python library are similar to the above explained standard driver functions and use ctypes as input and return parameters:

```
---- Windows -----
    # Load DLL into memory
    # use windll because all driver access functions use _stdcall calling convention under windows
    if (bIs64Bit == 1):
        spcmDll = windll.LoadLibrary ("spcm win64.dll")
    else:
        spcmDll = windll.LoadLibrary ("spcm_win32.dll")
     load spcm_hOpen
    if (bIs64Bit):
        spcm_hOpen = getattr(spcmDll, "spcm_hOpen")
    else:
        spcm hOpen = getattr(spcmDll, " spcm hOpen@4")
    spcm_hOpen.argtype = [c_char_p]
    spcm_hOpen.restype = drv_handle
     load spcm_vClose
    if (bIs64Bit):
        spcm_vClose = getattr(spcmDll, "spcm_vClose")
    else:
        spcm_vClose = getattr(spcmDll, "_spcm_vClose@4")
    spcm_vClose.argtype = [drv_handle]
spcm_vClose.restype = None
    # load spcm dwGetErrorInfo i32
    if (bIs64Bit):
        spcm dwGetErrorInfo i32 = getattr(spcmDll, "spcm dwGetErrorInfo i32")
        spcm_dwGetErrorInfo_i32 = getattr(spcmDll, "_spcm_dwGetErrorInfo_i32@16")
    spcm_dwGetErrorInfo_i32.argtype = [drv_handle, uptr32, ptr32, c_char_p]
spcm_dwGetErrorInfo_i32.restype = uint32
. . .
```

file regs.py

The regs.py file defines all constants that are used for the driver. The constant names are the same names compared to the C/C++ examples. All constant names will be found throughout this hardware manual when certain aspects of the driver usage are explained. It is recommended to only use these constant names for better readability of the programs:

```
SPC_M2CMD = 1001# write a commandM2CMD_CARD_RESET = 0x00000011# hardware resetM2CMD_CARD_WRITESETUP = 0x00000021# write setup onlyM2CMD_CARD_START = 0x000000041# start of card (including writesetup)M2CMD_CARD_ENABLETRIGGER = 0x00000081# enable trigger engine
```

file spcerr.py

The spcerr.py file contains all error codes that may be returned by the driver.

Examples

Examples for Python can be found on the USB stick in the directory /examples/python. The directory contains the above mentioned header files and some examples, each of them working with a certain type of card. Please feel free to use these examples as a base for your programs and to modify them in any kind.

When allocating the buffer for DMA transfers, use the following function to get a mutable character buffer: ctypes.create_string_buffer(init_or_size[, size])



Java Programming Interface and Examples

Driver interface

The driver interface contains the following Java files (classes). The files need to be included in your Java project. Please do not edit any of these files as they are regularly updated if new functions or registers have been included. The driver interface uses the Java Native Access (JNA) library.

This library is licensed under the LGPL (https://www.gnu.org/licenses/lgpl-3.0.en.html) and has also to be included to your Java project.

To download the latest jna.jar package and to get more information about the JNA project please check the projects GitHub page under: https://github.com/java-native-access/jna

The following files can be found in the "SpcmDrv" folder of your Java examples install path.

SpcmDrv32.java / SpcmDrv64.java

The files contain the interface to the driver library and defines some needed constants. All functions of the driver interface are similar to the above explained standard driver functions. Use the SpcmDrv32.java for 32 bit and the SpcmDrv64.java for 64 bit projects:

```
public interface SpcmWin64 extends StdCallLibrary {
SpcmWin64 INSTANCE = (SpcmWin64)Native.loadLibrary (("spcm win64"), SpcmWin64.class);
long spcm hOpen (String sDeviceName);
void spcm vClose (long hDevice);
int spcm_dwSetParam_i64 (long hDevice, int lRegister, long llValue);
int spcm_dwGetParam_i64 (long hDevice, int lRegister, LongByReference pllValue);
int spcm_dwSetParam_ptr (long hDevice, int lRegister, Pointer pValue, long llLen);
int spcm_dwGetParam_ptr (long hDevice, int lRegister, Pointer pValue, long llLen);
int spcm_dwSetParam_d64 (int hDevice, int lRegister, double dValue);
int spcm_dwGetParam_d64 (int hDevice, int lRegister, DoubleByReference pdValue);
int spcm_dwDefTransfer_i64 (long hDevice, int lBufType, int lDirection, int lNotifySize, Pointer pDataBuffer,
long llBrdOffs, long llTransferLen);
                            (long hDevice, int lBufType);
int spcm dwInvalidateBuf
int spcm dwGetErrorInfo i32 (long hDevice, IntByReference plErrorReg, IntByReference plErrorValue, Pointer sEr-
rorTextBuffer);
int spcm dwGetErrorInfo i64 (long hDevice, IntByReference plErrorReg, LongByReference pllErrorValue, Pointer
sErrorTextBuffer);
int spcm dwGetErrorInfo d64 (long hDevice, IntByReference plErrorReg, DoubleByReference pdErrorValue, Pointer
sErrorTextBuffer);
. . .
```

SpcmRegs.java

The SpcmRegs class defines all constants that are used for the driver. The constants names are the same names compared to the C/C++ examples. All constant names will be found throughout this hardware manual when certain aspects of the driver usage are explained. It is recommended to only use these constant names for better readability of the programs:

```
...
public static final int SPC_M2CMD = 100;
public static final int M2CMD_CARD_RESET = 0x00000001;
public static final int M2CMD_CARD_WRITESETUP = 0x00000002;
public static final int M2CMD_CARD_START = 0x00000004;
public static final int M2CMD_CARD_ENABLETRIGGER = 0x0000008;
...
```

<u>SpcmErrors.java</u>

The SpcmErrors class contains all error codes that may be returned by the driver.

Examples

Examples for Java can be found on the USB stick in the directory /examples/java. The directory contains the above mentioned header files and some examples, each of them working with a certain type of card. Please feel free to use these examples as a base for your programs and to modify them in any kind.

Julia Programming Interface and Examples

Driver interface

The driver interface contains the following files. The files need to be included in the julia project. Please do not edit any of these files as they are regularly updated if new functions or registers have been included.

file spcm drv.jl

The file contains the interface to the driver library and defines some needed constants. All functions of the Julia library are similar to the above explained standard driver functions.

```
hDevice::Int64 = spcm_hOpen(sDeviceName::String)
Cvoid spcm_vClose(hDevice::Int64)
dwErr::UInt32, lValue::Int32 = spcm_dwGetParam_i32(hDevice::Int64, lRegister::Int32)
dwErr::UInt32, 11Value::Int64 = spcm_dwGetParam_i64(hDevice::Int64, 1Register::Int32)
dwErr::UInt32, dValue::Float64 = spcm_dwGetParam_d64(hDevice::Int64, lRegister::Int32)
dwErr::UInt32 = spcm_dwSetParam_i32(hDevice::Int64, lRegister::Int32, lValue::Int32)
dwErr::UInt32 = spcm_dwSetParam_i64(hDevice::Int64, lRegister::Int32, llValue::Int64)
dwErr::UInt32 = spcm_dwSetParam_d64(hDevice::Int64, lRegister::Int32, dValue::Float64)
dwErr::UInt32 = spcm_dwDefTransfer_i64(hDevice::Int64, lBufType::Int32, lDirection::Int32,
                                              dwNotifySize::UInt32, pDataBuffer::Array{Int16,1},
                                              qwBrdOffs::UInt64, qwTransferLen::UInt64)
dwErr::UInt32 = spcm_dwDefTransfer_i64(hDevice::Int64, lBufType::Int32, lDirection::Int32,
                                              dwNotifySize::UInt32, pDataBuffer::Array{Int8,1},
                                              qwBrdOffs::UInt64, qwTransferLen::UInt64)
dwErr::UInt32 = spcm_dwInvalidateBuf(hDevice::Int64, lBufType::Int32)
dwErr::UInt32, dwErrReg::UInt32, lErrVal::Int32, sErrText::String = spcm dwGetErrorInfo i32(hDevice::Int64)
dwErr::UInt32, dwErrReg::UInt32, llErrVal::Int64, sErrText::String = spcm_dwGetErrorInfo_i64(hDevice::Int64)
dwErr::UInt32, dwErrReg::UInt32, dErrVal::Float64, sErrText::String = spcm_dwGetErrorInfo_d64(hDevice::Int64)
```

<u>file regs.jl</u>

The regs. jl file defines all constants that are used for the driver. The constant names are the same names compared to the C/C++ examples. All constant names will be found throughout this hardware manual when certain aspects of the driver usage are explained. It is recommended to only use these constant names for better readability of the programs:

```
const SPC M2CMD
                                    = Int32(100)
                                                                # write a command
          M2CMD CARD RESET
                                       = Int32(1) # 0x00000001 # hardware reset
const
const
          M2CMD_CARD_WRITESETUP
                                       = Int32(2) # 0x00000002 # write setup only
          M2CMD CARD START
                                       = Int32(4) # 0x00000004 # start of card (including writesetup)
const
         M2CMD_CARD_ENABLETRIGGER
                                       = Int32(8) # 0x0000008 # enable trigger engine
const
# ...
```

file spcerr.jl

The spcerr.jl file contains all error codes that may be returned by the driver.

Examples

Examples for Julia can be found on USB-Stick in the directory /examples/julia. The directory contains the above mentioned include files and some examples, each of them working with a certain type of card. Please feel free to use these examples as a base for your programs and to modify them in any kind.

LabVIEW driver and examples

A full set of drivers and examples is available for LabVIEW for Windows. Lab-VIEW for Linux is currently not supported. The LabVIEW drivers have their own manual. The LabVIEW drivers, examples and the manual are found on the USB stick that has been included in the delivery. The latest version is also available on our webpage www.spectrum-instrumentation.com

Please follow the description in the LabVIEW manual for installation and useage of the LabVIEW drivers for this card.



Image 38: LabVIEW driver oscilloscope example

MATLAB driver and examples

A full set of drivers and examples is available for Mathworks MATLAB for Windows (32 bit and 64 bit versions) and also for MATLAB for Linux (64 bit version). There is no additional toolbox needed to run the MATLAB examples and drivers.

The MATLAB drivers have their own manual. The MATLAB drivers, examples and the manual are found on the USB stick that has been included in the delivery. The latest version is also available on our webpage www.spectrum-instrumentation.com

Please follow the description in the MATLAB manual for installation and useage of the MATLAB drivers for this card.




Image 39: Spectrum MATLAB driver structure

Integrated Webserver

The digitizerNETBOX/generatorNETBOX has an integrated webserver following the LXI standards. The web pages give information about the device, allows to set up ethernet details or make firmware updates.

Hom

<u>Status</u>

Security

Firmware Update

Downloads

Logaina

Access

Contact

Debug

LXI

Home

LAN Config

Status

Security

Documentation

Power

LAN Configuration

Documentation

Host Name mDNS Host Name

MAC Address

TCP/IP Address

Firmware Revision

Software Revision

LAN ID Indicator

Current Network Configuration

mDNS Host Name digitizerNETBOX.local

Host Name

Description

Domai

DHCP

192.168.169.23

digitizerNETBOX

enabled

The webserver can be reached in three different ways:

- Directly by typing the IP address into the URL field of a Web Browser.
- By selecting it from the Spectrum Control Center via the context menu on the remote device node (as shown on the screen shot on the right).
- On Windows machines (starting with Windows 7) on the device properties page, as described in the section "Finding the digitizerNETBOX in the network" earlier in this manual.

Home Screen

The home screen gives an overview about the instrument showing all main information:

Name Description Instrument Model



192.168.169.23

192.168.169.23

5.17.17117

..... digitizerNETBOX DN2.465-08 sn1234

Enable

62

Instrument Address String [VISA] TCPIP::192.168.169.23::INSTR

digitizerNETBOX.loca

0C:C4:7A:B3:C2:A2

Copy to clipboard

Transfer Speed Test

pen Web Int

Netbox Dis

Name	Description
Instrument Model	The specific model code of your digitizerNETBOX or generatorNETBOX
Manufacturer	Manufacturer of the device - Spectrum GmbH
Serial Number	The unique serial number of the product. The serial num- ber is also found on the type plate on the back of the chassis of the digitizerNETBOX/generatorNETBOX.
Description	A free definable description of the specific device that you can edit by yourself in the LAN configuration page. It is recommended to include the location of the device and any other infoamtion that helps your network administra- tor.
LXI Features	Listing the supported LXI features
LXI Version	Listing the used LXI specification for designing this device
Host Name	The host name given by the DNS server. If the DNS server does not generate a host name, the IP address is shown
mDNS Host Name	The internal mDNS host name which allows to find the device in the network environment. The mDNS host name can also be changed in the LAN configuration page
MAC Address	The unique MAC address of the device which can also be found on the type plate on the back of the device
TCP/IP Address	The current TCP/IP address as given by the DNS
Firmware revision	The revision of the installed firmware files for the digitizerN and can be read out by the Spectrum control center
Software Revision	The software revision of the integrated remote server softw
Instrument Address String (VISA)	The instrument address string following the VISA notificatio The integrated digitizer modules are numbered starting wi
LAN ID Indicator	Pressing this button starts flashing the LAN LED light on the

NETBOX/generatorNETBOX itself. The integrated digitizer modules have their own firmware versioning vare on. Using this address string one can access the digitizerNETBOX/generatorNETBOX from the software. ith INSTO (example: TCPIP::192.168.169.14::INST0::INSTR) he front plate of the device. This helps to find the device inside a 19" rack where the back of the device with the type plate is not easily accessible.

LAN Configuration

The LAN configuration page allows to change the LAN configuration of the device. This page is password protected if a password is given in the security page.

		Documentation		
		Firmware	IP Address	192.168.169.23
Name	Description	Update	Subnet Mask	255.255.255.0
Host Name	The offical host name as given by the DNS	Power	Default Gateway	192.168.169.250
mDNS Host Name	The local host name which can be changed here	Downloads	DNS Server(s)	192.168.169.202
	0	Logging	Edit configuration	
Domain	The domain in which the digitizerNETBOX is placed if the DNS server has filled this information correctly	Access		
Description	The device description which can be changed here	Contact		
DHCP	DHCP (Dynamic Host Configuration Protocol) setting	Debug		
IP Address	The current IP address as given by the DHCP server (DHCP end	able) or entered ma	nually	
Subnet Mask	The current subnet mask as given by the DHCP server (DHCP e	nable) or entered m	anually	
Default Gateway	The current default gateway address as given by the DHCP ser	ver (DHCP enable)	or entered manual	ly
DNS Server(s)	The current DNS server address as given by the DHCP server (DHCP enable) or er	ntered manually	


As default DHCP (IPv4) will be used and an IP address will be automatically set. In case no DHCP server is found, an IP will be obtained using the AutoIP feature. This will lead to an IPv4 address of 169.254.x.y (with x and y being assigned to a free IP in the network) using a subnet mask of 255.255.0.0.

The default IP setup can also be restored, by using the "LAN Reset" button on the device.

If a fixed IP address should be used instead, the parameters need to be set according to the current LAN requirements.

Pressing the "edit configuration" button will issue a new edit page. If a password is given in the security pages the password must be entered before the edit screen is available

Name	Description
Host Name	Enter a new host name for the mDNS host name. Please note that host names can only contain letters, numbers, minus and underscore, no dots or blanks are allowed
Domain	The domain in which the digitizerNETBOX/generatorNETBOX is placed
Submit Button	After review this button submits the changes and changes host name and description permanently
Reset Button	Discards the changes and returns host name and descrip- tion to the previous values.
TCP/IP Mode	Select between DHCP + AutoIP to have all configuration done automatically or Manual to enter all IP related set- tings manual.
IP Address	Only available if manual TCP/IP mode is selected
Subnet Mask	Only available if manual TCP/IP mode is selected
Default Gateway	Only available if manual TCP/IP mode is selected
DNS Server(s)	Only available if manual TCP/IP mode is selected
Submit Button	Submits the changes. If you set the IP details manually please



Submit Button Submits the changes. If you set the IP details manually please be sure that your device is adressable within your network. In case of a failure the LAN reset button on the front page of the device will set back the LAN configuration to DHCP Reset Button Discards the changes and returns IP settings to the previous values

<u>Status</u>

Shows the internal device status. For each internal digitizer/generator module the status whether the module is available or locked by a user is shown. A digitizer/generator module is locked as soon as it is opened from any software on any PC.

In case the instrument is locked, the IP address of the current control PC can be obtained here.

Also the current temperature will be displayed here. DN6.xxxx models of either the digitizerNETBOX or generatorNETBOX will also display the case fan speed here as well (not shown on screen shot).

Security


Allows to set a password to protect the device from changes. The password secures access to LAN configuration, power settings like reboot or power down and firmware updates of the instrument. As default no password is set for the configuration.

To change the password the old password has to be entered once and the new password twice to avoid typing errors.

In case of a lost password the LAN reset button on the front plate of the digitizerNETBOX/generatorNETBOX will delete the password and set the complete device to the default stage again.

Documentation

All related documents for the device that may be needed to operate the digitizerNETBOX/generatorNETBOX or to program it are available by download as pdf documents from here.







Firmware Update

The complete firmware of the device can be updated with a single firmware update file which is available for download directly here by clicking the "check online" button or on the Spectrum webpage www.spectrum-instrumentation.com. The firmware file contains update files for the following parts:

- firmware files of the integrated digitizer/generator modules
- drivers for the digitizer/generator modules
- software and setup of the underlying operating system
- webserver and integrated web pages and manuals
- remote server software
- initialization scripts and tools

Power

From here the digitizerNETBOX/generatorNETBOX can be remotely shut down or remotely rebooted. Please make sure that no software is currently accessing the digitizerNETBOX or generatorNETBOX before using any of these power options.

Downloads

The websever gives access to all necessary software components for download. All these software installers are also available on the USB-Stick that is delivered with the digitizerNETBOX/generatorNETBOX and on the internet.



Debug

Firmware Update
Please select the firmware archive: Durchsuchen... Keine Datei ausgew

Upload New Firmware

Check online for new firmware version



Home	Downloads	
LAN Configuration	Windows SBench 6	<u>32Bit 64Bit</u>
<u>Status</u> <u>Security</u>	Control Center & D	Priver <u>32Bit 64Bit</u>
Documentation Firmware	Linux SBench 6	32Bit RPM 64Bit RPM 32Bit DEB 64Bit DEB
<u>Update</u> <u>Power</u>	Control Center Driver	<u>32 & 64Bit</u> <u>32 & 64Bit</u>
Downloads Logging		
Access Contact		
<u>Debug</u>		

Logging

This is a debug setting only. You shouldn't change any of these settings unless our support team requested you to do so. Operating the digitizerNETBOX/generatorNETBOX with log-level "Log all" will slow down the operation as each single call is logged as a text entry in the internal log file.

These debug log settings are similar to the ones described in the chapter about the Spectrum control center. Using this logging the internal communication between the remote server and the locally installed Spectrum driver is logged.

Please note that some digitizerNETBOX/generatorNETBOX products (having only one internal digitizer/generator installed) show an error message

"KernelOpen /dev/spcm1 failed". This error message is not an error but simply the remote server trying to open the second internal digitizer that isn't installed.



Access

In here it is possible to restrict the access to the digitizerNETBOX/generatorNETBOX to certain IP addresses. As long as the access list is clear, everybody who has a TCP/IP connection to the digitizerNETBOX/generatorNETBOX can get control of it and use it with any software like SBench 6.

Use the add IP to list field with the submit button to add an IP address to the list. As a default your current IP address is shown in the entry field.

After having setup an access list everybody else who is not on the access restricted IP list can still see the digitizerNETBOX or

generatorNETBOX in the network and use the discovery function but access to the internal digitizers/generators is restricted and no longer possible.

Home

<u>Status</u>

Security

Firmware Update Power

Downloads

Logging

Access

Contact

Debug

LAN Configuration

Documentation


Use this option together with the password option to completely secure the digitizerNETBOX/generatorNETBOX from unwanted access.

Embedded Server

The embedded server is an option and is only available if ordered with and installed on your particular digitizerNET-BOX/generatorNETBOX. Please see the dedicated Embedded Server Option chapter for more information on this feature.

Using the "Reset password" button the password for the user "embedded" is reset to the default password which is also "embedded"

The autostart feature allows the user to automatically start scripts, programs or services on the device during boot process. If something fails with the start, the autostart feature can be disabled using the "Autostart [Disable]" button. After fixing



Current restrictions

Access restricted to IPs

Add IP to list 192.168.169.27

Clear List

New IP


Submit

the automatically starting programs one can enable the autostart feature again.

Login/Logout

As soon as a password has been entered in the security settings a login/logout command is available from the webpage menu.

After entering the password once the login stays valid until a logout or until closing the web browser.



IVI Driver

The IVI Foundation is an open consortium founded in 1998 to promote standards for programming test instruments. Composed primarily of instrument manufacturers, end-users, software vendors, and system integrators, the Foundation strives to create specifications that govern the development of instrument drivers.

-> http://IVIfoundation.org

<u>About IVI</u>

The IVI standards define an open driver architecture, a set of instrument classes, and shared software components. Together these provide critical elements needed for instrument interchangeability.

Benefits

IVI offers several benefits to measurement system designers:

- IVI's defined Application Programming Interfaces (APIs) standardize common measurement functions reducing the time needed to learn a new IVI instrument.
- Instrument simulation allows developers to run code without an instrument. This feature reduces the need for sometimes scarce measurement hardware resources and it can simplify testing of measurement applications.
- IVI drivers feature enhanced ease of use in popular Application Development Environments. IVI's standard APIs, combined with IVI driver wrappers where appropriate, provide fast, intuitive access to driver functions.
- IVI drivers provide for interchangeability. Interchangeability reduces the time and effort needed to integrate measurement devices into new or existing systems

Interchangeability

Systems designed with IVI drivers enjoy the benefits of standardized code that can be interchanged into other systems. This code also supports interchange of measurement devices – helping to prevent hardware obsolescence. Interchangeability is supported on three levels: The IVI architecture specifications allow architectural interchangeability – that is a standard driver architecture that can be reused. The class specifications provide syntactic interchangeability which supports instrument exchange with minimal code changes. The highest level of interchangeability is achieved by using the IVI signal specifications.

General Concept of the Spectrum IVI driver

The Spectrum IVI driver is based on the standard Spectrum API and can be used with any Spectrum products specified below in the supported hardware chapter. The Spectrum products to be accessed with the IVI driver can be locally installed data acquisition cards, remotely installed data acquisition cards or remote LXI instruments like a digitizerNETBOX or generatorNETBOX.




Image 40: General concept of IVI drivers for Spectrum products. Access of different type of products

Supported Spectrum Hardware

All Spectrum analog data acquisition hardware based on the SPCM driver structure is supported by the IVI driver. There is only one IVI driver for all hardware.

Supported data acquisition and generation card families:

- M2i.20xx and M2i.20xx-exp family
- M3i.21xx and M3i.21xx-exp family
- M4i.22xx-x8 and M4x.22xx-x4 family
- M2i.30xx and M2i.30xx-exp family
- M2i.31xx and M2i.31xx-exp family
- M3i.32xx and M3i.32xx-exp family
- M2i.40xx and M2i.40xx-exp family
- M3i.41xx and M3i.41xx-exp family
- M4i.44xx-x8 and M4x.44xx-x4 family
- M2i.46xx and M2i.46xx-exp family
- M2i.47xx and M2i.47xx-exp family
- M3i.48xx and M3i.48xx-exp family
- M2i.49xx and M2i.49xx-exp family
- M2p.59xx-x4 family
- M2p.65xx-x4 family
- M2i.60xx and M2i.60xx-exp family
- M4i.66xx-x8 and M4x.66xx-x4 family

Supported digitizerNETBOX families

- DN2.20x-xx family
- DN2.22x-xx and DN6.22x-xx family
- DN2.44x-xx and DN6.44x-xx family
- DN2.46x-xx and DN6.46x-xx family
- DN2.49x-xx and DN6.49x-xx family
- DN2.59x-xx and DN6.59x-xx family

Supported generatorNETBOX families

- DN2.60x-xx family
- DN2.65x-xx and DN6.65x-xx family
- DN2.66x-xx and DN6.66x-xx family

IVI Compliance

General information on the Spectrum IVI driver:

IVI class specification version	Version 3.3
IVI-C interface	supported
IVI-COM interface	supported
IVI.NET interface	not supported

The following IVI classes are supported by different instrument types:

IVI Class	Supported by Spectrum hardware	IVI specific driver function prefix
IVIScope	Supported by all digitizerNETBOX devices and analog data acquisition cards listed above	SpecScope_
IVIDigitizer	Supported by all digitizerNETBOX devices and analog data acquisition cards listed above	SpecDigitizer_
IVIFgen	Supported by all generatorNETBOX devices and analog data generator cards listed above	SpecFGen_

Supported Operating Systems

32 bit operating systems	64 bit operating systems
Winodws 7	Windows 7
Windows 8	Windows 8
Windows 10	Windows 10
Windows 11	Windows 11

Supported Standard Driver Features

Feature	Supported	Description of the Feature
State caching	yes standard feature of the API which is permanently active	To minimize the number of I/O calls needed to configure an instrument to a new state, IVI specific drivers may implement state caching. IVI specific drivers can choose to implement state caching for all, some, or none of the instrument settings. If the user enables state caching and the IVI specific driver implements caching for hardware configuration attributes, driver functions perform instrument I/O when the current state of the instrument settings is different from what the user requests.
Range checking	yes standard feature of the API which is permanently active	If range checking is enabled, an IVI specific driver checks that input parameters are within the valid range for the instrument.
Instrument Status Checking	yes standard feature of the API which is permanently active	If instrument status checking is enabled, an IVI specific driver automatically checks the status of the instrument after most operations. If the instrument indicates that it has an error, the driver returns a special error code. The user then calls the Error Query function to retrieve the instrument specific error code from the instrument.
Multithread Safety	yes	IVI drivers are multithread safe. Multithread safety means that multiple threads in the same process can use the same IVI driver session and that different sessions of the same IVI driver can run simultaneously on different threads.
Simulation	yes	If simulation is enabled, an IVI specific driver does not perform instrument I/O, and the driver creates simulated data for output parameters. This allows the user to execute instrument driver calls in the application program even though the instrument is not available.

IVIScope Supported Class Capabilities

Feature	Supported	Description of Feature
IVIScopeBase	yes	Base Capabilities of the IVIScope specification. This group includes the capability to acquire waveforms using edge triggering.
IVIScopeInterpolation	no	Extension: IVIScope with the ability to configure the oscilloscope to interpolate missing points in a waveform.
IVIScopeTVTrigger	no	Extension: IVIScope with the ability to trigger on standard television signals.
IVIScopeRuntTrigger	no	Extension: IVIScope with the ability to trigger on runts.
IVIScopeGlitchTrigger	no	Extension: IVIScope with the ability to trigger on glitches.
IVIScopeWidthTrigger	no	Extension: IVIScope with the ability to trigger on a variety of conditions regarding pulse widths.
IVIScopeAcLineTrigger	no	Extension: IVIScope with the ability to trigger on zero crossings of a network supply voltage.
IVIScopeWaveformMeas	no	Extension: IVIScope with the ability to calculate waveform measurements, such as rise time or frequency.
IVIScopeMinMaxWaveform	no	Extension: IVIScope with the ability to acquire a minimum and maximum waveforms that correspond to the same time range.
IVIScopeProbeAutoSense	no	Extension: IVIScope with the ability to automatically sense the probe attenuation of an attached probe.
IVIScopeContinuous Acquisition	no	Extension: IVIScope with the ability to continuously acquire data from the input and display it on the screen.
IVIScopeAverage Acquisition	no	Extension: IVIScope with the ability to create a waveform that is the average of multiple waveform acquisitions.
IVIScopeSampleMode	no	Extension: IVIScope with the ability to return the actual sample mode.
IVIScopeTrigger Modifier	no	Extension: IVIScope with the ability to modify the behavior of the triggering subsystem in the absence of a expected trigger.
IVIScopeAutoSetup	no	Extension: IVIScope with the automatic configuration ability.

IVIDigitizer Supported Class Capabilities

Feature	Supported	Description of Feature
IVIDigitizerBase	yes	Base Capabilities of the IVIDigitizer specification. This group includes the capability to acquire waveforms using edge triggering.
IVIDigitizerMultiRecordAcquisition	yes	Extension: IVIDigitizer with the ability to do multi-record acquisitions.
IVIDigitizerBoardTemperature	no	Extension: IVIDigitizer with the ability to report the temperature of the digitizer.
IVIDigitizerChannelFilter	no	Extension: IVIDigitizer with the ability to control the channel input filter frequency.
IVIDigitizerChannelTemperature	no	Extension: IVIDigitizer with the ability to report the temperature of indIVIdual digitizer channels.
IVIDigitizerTimeInterleavedChannels	no	Extension: IVIDigitizer with the ability to combine two or more input channels to achieve higher acquisitions rates and/or record lengths.
IVIDigitizerDataInterleavedChan- nels	no	Extension: IVIDigitizer with the ability to interleave the data from two or more input channels, usually to create complex (I/Q) data.
IVIDigitizerReferenceOscillator	no	Extension: IVIDigitizer with the ability to use an external reference oscillator.
IVIDigitizerSampleClock	yes	Extension: lviDigitizer with the ability to use an external sample clock.
IVIDigitizerSampleMode	no	Extension: IVIDigitizer with the ability to control whether the digitizer is using real-time or equivalent-time sampling.
IVIDigitizerSelfCalibration	yes	Extension: IVIDigitizer with the ability to perform self calibration.
IVIDigitizerDownconversion	no	Extension: IVIDigitizer with the ability to do frequency translation or downconversion in hardware.
IVIDigitizerArm	no	Extension: IVIDigitizer with the ability to arm on positive or negative edges.
IVIDigitizerMultiArm	no	Extension: IVIDigitizer with the ability to arm on one or more sources.
IVIDigitizerGlitchArm	no	Extension: IVIDigitizer with the ability to arm on glitches.
IVIDigitizerRuntArm	no	Extension: IVIDigitizer with the ability to arm on runts.
IVIDigitizerSoftwareArm	no	Extension: IVIDigitizer with the ability to arm acquisitions.
IVIDigitizerTVArm	no	Extension: IVIDigitizer with the ability to arm on standard TV signals.
IVIDigitizerWidthArm	no	Extension: IVIDigitizer with the ability to arm on a variety of conditions regarding pulse widths.
IVIDigitizerWindowArm	no	Extension: IVIDigitizer with the ability to arm on signals entering or leaving a defined voltage range.
IVIDigitizerTriggerModifier	no	Extension: IVIDigitizer with the ability to perform an alternative triggering function in the event that the specified trigger event doesn't occur.
IVIDigitizerMultiTrigger	yes	Extension: IVIDigitizer with the ability to trigger on one or more sources.
IVIDigitizerPretriggerSamples	yes	Extension: IVIDigitizer with the ability to specify a number of samples to fill up the data buffer with pre-trigger data.
IVIDigitizerTriggerHoldoff	no	Extension: IVIDigitizer with the ability to specify a length of time after the digitizer detects a trigger during which the digitizer ignores additional triggers.
IVIDigitizerGlitchTrigger	no	Extension: IVIDigitizer with the ability to trigger on glitches.
IVIDigitizerRuntTrigger	no	Extension: IVIDigitizer with the ability to trigger on runts.
IVIDigitizerSoftwareTrigger	no	Extension: IVIDigitizer with the ability to trigger acquisitions.
IVIDigitizerTVTrigger	no	Extension: IVIDigitizer with the ability to trigger on standard television signals.
IVIDigitizerWidthTrigger	no	Extension: IVIDigitizer with the ability to trigger on a variety of conditions regarding pulse widths.
IVIDigitizerWindowTrigger	yes	Extension: IVIDigitizer with the ability to trigger on signals entering or leaving a defined voltage range.

IVIFGen Supported Class Capabilities

Feature	Supported	Description of Feature
lviFgenBase	yes	Base Capabilities.
lviFgenArbFrequency	no	Extension: IVIFgen with the ability to generate arbitrary waveforms with user-defined sample rate.
lviFgenArbWfm	yes	Extension: IVIFgen with the ability to generate user-defined arbitrary waveforms.
lviFgenArbSeq	no	Extension: IVIFgen with the ability to generate of arbitrary sequences
lviFgenBurst	no	Extension: IVIFgen with the ability to generate discrete numbers of waveform cycles.
lviFgenInternalTrigger	no	Extension: IVIFgen with the ability to use internally generated triggers
IviFgenModulateAM	no	Extension: IVIFgen with the ability to apply amplitude modulation to an output signal
lviFgenModulateFM	no	Extension: IVIFgen with the ability to apply frequency modulation to an output signal
lviFgenSoftwareTrigger	no	Extension: IVIFgen with the ability to generate signals based on software triggers
lviFgenStdFunc	yes	Extension: IVIFgen with the ability to generate standard waveforms
lviFgenTrigger	no	Extension: IVIFgen with the ability to use user-definable trigger sources

Find more Information on IVI

The official IVI foundation webpage offers a lot of additional information on setup and programming of the IVI drivers using different environments.

General Information on IVI

->http://ivifoundation.org

The website of the IVI foundation offers several documents and detailed explanations for the useage of IVI drivers and the benefits.

IVI Getting Started Guides and Videos

-> http://ivifoundation.org/resources/default.aspx

In here you find getting started guides and videos for different environments:

- Using IVI with Visual C++
- Using IVI Visual C# and Visual Basic .NET
- Using IVI with LabVIEW
- Using IVI with LabWindows/CVI
- Using IVI with MATLAB
- Using IVI with Measure Foundry
- Using IVI with Visual Basic 6.0
- Using IVI with Keysight VEE Pro

Installation

Installer

The Spectrum IVI Driver Installer is shipped as an executable containing all IVI related software parts. There is only one installer for both 32 bit and 64 bit environments. The insaller automatically detects the components that are necessary to install.

Please be sure to have the latest drivers available. You find the current driver archieves on the Spectrum webpage www.spectrum-instrumentation.com available for download.

Shared Components

To improve users' experience when they combine drivers and other software from various vendors, it is important to have some key software components common to all implementations. In order to accomplish this, the IVI Foundation provides a standard set of shared components that must be used by all compliant drivers and ancillary software. These components provide services to drivers and driver clients that need to be common to all drivers, for instance, the administration of system-wide configuration.

The IVI shared components are available directly at the IVI Foundation homepage www.ivifoundation.org. Please download the lates version of the IVI shared components there.

The IVI Shared Component installer creates a directory structure to house the IVI Shared Components as well as IVI drivers themselves. The root of this directory structure is referred to as the IVI install directory [IVIInstallDir] and is typically located under [program files]\IVI Foundation\IVI.

Installation Procedure

Please stick to this installation order to avoid any problems with the drivers:

Spectrum Card locally installed

- Install card into the system as described in the hardware manual
- Start the system and let Windows install the hardware driver from USB-Stick or from your download folder
- Install the Spectrum Control Center
- Install the IVI shared components from www.ivifoundation.org
- Install the IVI driver package

Spectrum Card remotely installed

- Install card into the remote system as described in the hardware manual
- Start the remote system and let Windows install the hardware driver from USB-Stick or from your download folder
- Install the Spectrum Remote Package onto the remote PC as described in the manual
- Install the Spectrum Control Center on the host system
- Setup the remote connection inside the Control Center as described in the hardware manual
- Install the IVI shared components from www.ivifoundation.org
- Install the IVI driver package on the host system

Spectrum digitizerNETBOX/generatorNETBOX remotely controlled

- Connect the digitizerNETBOX/generatorNETBOX to your LAN or directly to your host PC
- Install the Spectrum Control Center on the host system
- Setup the remote connection inside the Control Center as described in the hardware manual
- Install the IVI shared components from www.ivifoundation.org
- Install the IVI driver package on the host system

No Spectrum hardware available, only simulated cards

- Install the Spectrum Control Center on the system
- Setup one or more demo cards inside the Spectrum Control Center
- Install the IVI shared components from www.ivifoundation.org
- Install the IVI driver package on the host system

Installation of the IVI driver package

Please start the installation by doubleclicking the install file

There is one installer for the IVI scope class driver and one installer for the IVI digitizer class driver. You may install one of them or both.



Select the setup type for the installation:

- Typical setup will install the most common program features
- Custom setup allows user to choose which program features will be installed.
- Complete setup will install all prgra, features.

Typical and Complete setup runs without any further user interaction and install the needed components of the driver.

😸 SpecDigitizer IVI Dri	ver 1.2.0 Setup
A	hoose Setup Type Choose the setup type that best suits your needs
17	Iypical Installs the most common program features. Recommended for most users.
Í	Custom Allows users to choose which program features will be installed and where they will be installed. Recommended for advanced users.
NAME	Complete All program features will be installed. (Requires most disk space)
created with PACIFIC MINDWORK nimbus	5 < Back Next > Cancel

The custom setup allows users to deselect certain parts of the driver package

😸 SpecDigitizer IVI Driver 1.2.0 Setup	<u> </u>
Custom Setup Select the way you want fea	tures to be installed.
Click on the icons in the tree below to change the	way features will be installed.
IVI Driver	This installs the driver binaries.
	This feature requires 1661KB on your hard drive. It has 1 of 1 subfeatures selected. The subfeatures require 2125KB on y
	Browse
Reset Disk Usage <	Back Next > Cancel

Configuration Store

General Information

The IVI Configuration Server is the run-time module that is responsible for providing system database services to IVI based measurement system applications. Specifically, it provides system initialization and configuration information. The IVI Configuration Server is used by several of the IVI compliant modules. For instance, the Configuration Server indicates which physical instrument and IVI driver will be used by a particular application to provide a particular measurement capability.

Since a typical system intermixes instruments and drivers from multiple vendors this system configuration service needs to be accessed in a vendor independent fashion. Therefore, the IVI Configuration Server is an IVI shared component (that is, the code is owned by the IVI Foundation). The IVI Configuration Server is provided by the IVI Foundation because the architecture requires a single Configuration Server be installed on any system, therefore having a single shared implementation eliminates potential conflicts from divergent implementations.

The IVI Configuration Server is a single executable and one or more XML configuration stores (databases) made up of the following basic components:

- The physical database (known as the configuration store). A physical configuration store is a single XML file. APIs are available to read and write the data to arbitrary files, thus providing complex applications with the ability to directly manage system configurations.
- The API (and its implementation) used to read information from the configuration store(s). The IVI modules typically use this API when they are instantiated and configured.
- The API (and its implementation) to write information to the configuration store(s). This API is typically used by GUI or other applications that set up the initial configuration.
- The API (and its implementation) used to bind an instance of the Configuration Server code to a particular copy of the configuration information stored on a system. This includes appropriate algorithms for gaining access to the master configuration store.

Repeated Capabilities

In many instruments there are capabilities that are duplicated either identically or very similarly across the instrument. Such capabilities are called repeated capabilities. The IVI class-compliant APIs represent repeated capabilities by a parameter that indicates which instance of the duplicate capability this function is intended to access. The IVI C APIs include this parameter as an additional parameter to function calls.

The IVI Configuration Server provides a way for software modules to publish the functionality that is duplicated and the strings that the software module recognizes to access the repeated capabilities. The IVI Configuration Server also provides a way for the client to supply aliases for the physical identifiers recognized by the drivers.

The Spectrum IVI driver for example uses the channel index as repeated capability allowing to give channel names as an identifier.

digitizerNETBOX/generatorNETBOX specific registers

Information about the digitizerNETBOX/generatorNETBOX, in which the card is installed, can be read out via the card handle.

The following digitizerNETBOX/generatorNETBOX specific information registers can be used:

Table 15: Spectrum API: digitizerNETBOX/generatorNETBOX sp	pecific registers and available information
--	---

Regis	ter	Value	Direction	Description	
SPC_N	NETBOX_TYPE	400000	read Hex coded version of the digitizerNETBOX/generatorNETBOX, example 02490110h: bit 24 to 31: Series: example 02h = DN2 bit 16 to 23: Family: example 49h = 49 bit 8 to 15: Speed grade: example 01h = 1 bit 0 to 7: Channels: example 10h = 16 Decoded example: DN2.491-16		
SPC_N	NETBOX_SERIALNO	400001	read Serial number of the digitizerNETBOX/generatorNETBOX itself. In most cases the serial num the digitizerNETBOX/generatorNETBOX and the embedded cards are consecutive but ther guarantee for this.		
SPC_N	IETBOX_PRODUCTIONDATE	400002	read Production date: week in bit 31 to 16, year in bit 15 to 0		
SPC_N	IETBOX_HWVERSION	400003	read	The hardware version of the digitizerNETBOX/generatorNETBOX products	
SPC_N	IETBOX_SWVERSION	400004	read	The software version of the installed remote server	
SPC_N	NETBOX_FEATURES	400005	read Features of the digitizerNETBOX/generatorNETBOX. Holds the installed features and option biffield. The read value must be masked out with one of the masks below to get information one certain feature.		
	NETBOX_FEAT_DCPOWER	1h	Is set if one of the DC power options are installed in the system.		
	NETBOX_FEAT_BOOTATPOWERON	2h	Is set if the special feature automatic boot on power on is installed. This would allow remote devices to automatically reboot after a failure of the power supply.		
	NETBOX_FEAT_EMBEDDEDSERVER	4h	Is set if the op	tion Embedded Server is installed.	

Using the dwGetParam_ptr function, added with revison 7 of the driver, allows to read the SPC_NETBOX_TYPE as a text string without the need to decode the return value:

// read out the numeric card type as shown in the list below
spcm_dwGetParam_i32 (hDrv, SPC_NETBOX_TYPE, &lNetboxType);
// read out the official name of the card
char acCardType[20] = {};
spcm_dwGetParam_ptr (hCard, SPC_NETBOX_TYPE, acNetboxType, sizeof (acNetboxType));
// printout both information:
printf ("Found: %s (decimal: %d)\n", acNetboxType, lNetboxType);

Register	Value	Direction	Description
SPC_NETBOX_CUSTOM	400006	read	Custom code for custom modifications of the digitizerNETBOX/generatorNETBOX.
SPC_NETBOX_WAKEONLAN	400007	write This command is issed to wake a digitizerNETBOX/generatorNETBOX that is curren mode with a special wake-on-lan message. Please note that the card handle is NULL there is no opened card here. The argument is the MAC address of that device	
SPC_NETBOX_MACADDRESS	400008	read	Reads out the MAC address of the digitizerNETBOX/generatorNETBOX.
SPC_NETBOX_LANIDFLASH	400009	write	By writing 1 to this register, one can start the autoamtic flashing of the LAN Id to detect a particulat digitizerNETBOX/generatorNETBOX that is installed in a Rack of multiple digitizerNETBOX or generatorNETBOX devices. Writing a 0 to this register will stop the flashing again.
SPC_NETBOX_TEMPERATURE	400010	read Read out the temperature inside the digitizerNETBOX/generatorNETBOX (same as disp webinterface status information) in Kelvin.	
SPC_NETBOX_SHUTDOWN	400011	write	Remotely shut down the digitizerNETBOX/generatorNETBOX. Value must be set to 0.
SPC_NETBOX_RESTART	400012	write	Remotely restart the digitizerNETBOX/generatorNETBOX. Value must be set to 0.
SPC_NETBOX_FANSPEED0	400013	read	DN2: Read out the current cooling fan speed of main fan (right side) DN6: Read out the current cooling fan speed of the power supply fan
SPC_NETBOX_FANSPEED1	400014	read	DN2: not used DN6: Read out the current cooling fan speed of the outer auxiliary fan

Digitizer Section

The chapters in this section deal with all the settings related to the digitizer portion of the hybridNETBOX device. All settings related to the generator portion are listed separately in the "Generator section" chapters within this manual.

Settings that are shared identical between the digitizer and generator portion are listed in the "Common Section" part in this manual.


Programming the Board

Overview

The following chapters show you in detail how to program the different aspects of the board. For every topic there's a small example. For the examples we focused on Visual C++. However as shown in the last chapter the differences in programming the board under different programming languages are marginal. This manual describes the programming of the whole hardware family. Some of the topics are similar for all board versions. But some differ a little bit from type to type. Please check the given tables for these topics and examine carefully which settings are valid for your special kind of board.

Register tables

The programming of the boards is totally software register based. All software registers are described in the following form:



If no constants are given below the register table, the dedicated register is used as a switch. All such registers are activated if written with a "1" and deactivated if written with a "0".

Programming examples

In this manual a lot of programming examples are used to give you an impression on how the actual mentioned registers can be set within your own program. All of the examples are located in a separated colored box to indicate the example and to make it easier to differ it from the describing text.

All of the examples mentioned throughout the manual are written in C/C++ and can be used with any C/C++ compiler for Windows or Linux.

Complete C/C++ Example

<pre>#include ``/c_header/dlltyp.h" #include ``/c_header/regs.h" #include ``/c_header/spcm_drv.h"</pre>	
<pre>#include <stdio.h></stdio.h></pre>	
int main()	
{	
drv_handle hDrv;	<pre>// the handle of the device</pre>
int32 lCardType;	<pre>// a place to store card information</pre>
hDrv = spcm_hOpen ("/dev/spcm0");	<pre>// Opens the board and gets a handle</pre>
if (!hDrv)	<pre>// check whether we can access the card</pre>
return -1;	
<pre>spcm_dwGetParam_i32 (hDrv, SPC_PCITYP, &lCardType);</pre>	
printf ("Found card M2i/M3i/M4i/M4x/M2p/M5i.%04x in the s	<pre>ystem\n", lCardType & TYP_VERSIONMASK);</pre>
<pre>spcm_vClose (hDrv);</pre>	
return 0;	
}	

Initialization

Before using the card it is necessary to open the kernel device to access the hardware. It is only possible to use every device exclusively using the handle that is obtained when opening the device. Opening the same device twice will only generate an error code. After ending the driver use the device has to be closed again to allow later re-opening. Open and close of driver is done using the spcm_hOpen and spcm_v-Close function as described in the "Driver Functions" chapter before.

Open/Close Example

```
drv_handle hDrv; // the handle of the device
hDrv = spcm_hOpen ("/dev/spcm0"); // Opens the board and gets a handle
if (!hDrv) // Check whether we can access the card
{
printf "Open failed\n");
return -1;
}
... do any work with the driver
spcm_vClose (hDrv);
return 0;
```

Initialization of Remote Products

The only step that is different when accessing remotely controlled cards or digitizerNETBOXes is the initialization of the driver. Instead of the local handle one has to open the VISA string that is returned by the discovery function. Alternatively it is also possible to access the card directly without discovery function if the IP address of the device is known.

```
drv_handle hDrv; // the handle of the device
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INSTR"); // Opens the remote board and gets a handle
if (!hDrv) // CPIP::192.168.169.14::INSTR"); // Opens the remote board and gets a handle
{
printf "Open of remote card failed\n");
return -1;
}
...
```

Multiple cards are opened by indexing the remote card number:

```
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INSTR"); // Opens the remote board #0
// or alternatively
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INSTC::INSTR"); // Opens the remote board #0
// all other boards require an index:
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INST1::INSTR"); // Opens the remote board #1
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INST2::INSTR"); // Opens the remote board #2
```

Error handling

If one action caused an error in the driver this error and the register and value where it occurs will be saved.


The driver is then locked until the error is read out using the error function spcm_dwGetErrorInfo_i32. Any calls to other functions will just return the error code ERR_LASTERR showing that there is an error to be read out.



This error locking functionality will prevent the generation of unseen false commands and settings that may lead to totally unexpected behavior. For sure there are only errors locked that result on false commands or settings. Any error code that is generated to report a condition to the user won't lock the driver. As example the error code ERR_TIMEOUT showing that the a timeout in a wait function has occurred won't lock the driver and the user can simply react to this error code without reading the complete error function.

As a benefit from this error locking it is not necessary to check the error return of each function call but just checking the error function once at the end of all calls to see where an error occurred. The enhanced error function returns a complete error description that will lead to the call that produces the error.

Example for error checking at end using the error text from the driver:




This short program then would generate a printout as:

Error ocurred at register SPC_MEMSIZE with value -345: value not allowed

All error codes are described in detail in the appendix. Please refer to this error description and the description of the software register to examine the cause for the error message.

Any of the parameters of the spcm_dwGetErrorInfo_i32 function can be used to obtain detailed information on the error. If one is not interested in parts of this information it is possible to just pass a NULL (zero) to this variable like shown in the example. If one is not interested in the error text but wants to install its own error handler it may be interesting to just read out the error generating register and value.

Example for error checking with own (simple) error handler:



Gathering information from the card

When opening the card the driver library internally reads out a lot of information from the on-board eeprom. The driver also offers additional information on hardware details. All of this information can be read out and used for programming and documentation. This chapter will show all general information that is offered by the driver. There is also some more information on certain parts of the card, like clock machine or trigger machine, that is described in detail in the documentation of that part of the card.

All information can be read out using one of the spcm_dwGetParam functions. Please stick to the "Driver Functions" chapter for more details on this function.

Card type

The card type information returns the specific card type that is found under this device. When using multiple cards in one system it is highly recommended to read out this register first to examine the ordering of cards. Please don't rely on the card ordering as this is based on the BIOS, the bus connections and the operating system.

Table 17: Spectrum API: Card Type Register

Register	Value	Direction	Description
SPC_PCITYP	2000	read	Type of board as listed in the table below.

The SPC_PCITYP register can be used to read the numeric card type as well as a full name of the card using the spcm_dwGetParam_ptr function:

<pre>// read out the numeric card type as shown in the list below spcm_dwGetParam_i32 (hDrv, SPC_PCITYP, &lCardType);</pre>	
<pre>// read out the official name of the card char acCardType[20] = {}; spcm_dwGetParam_ptr (hCard, SPC_PCITYP, acCardType, sizeof (acCardType)).</pre>	;
<pre>// printout both information: printf ("Found: %s (decimal: %d)\n", acCardType, lCardType);</pre>	

One of the following values is returned, when reading this register. Each card has its own card type constant defined in regs.h. Please note that when reading the card information as a hex value, the lower word shows the digits of the card name while the upper word is a indication for the used bus type.

Table 18: Spectrum API: list of card type codes for M4i.44xx series

Card type	Card type as defined in regs.h	Value hexadecimal	Value decimal	Card type	Card type as defined in regs.h	Value hexadecimal	Value decimal
M4i.4410-x8	TYP_M4I4410_X8	74410h	476176	M4i.4451-x8	TYP_M4I4451_X8	74451h	476241
M4i.4411-x8	TYP_M4I4411_X8	74411h	476177	M4i.4470-x8	TYP_M4I4470_X8	74470h	476272
M4i.4420-x8	TYP_M4I4420_X8	74420h	476192	M4i.4471-x8	TYP_M4I4471_X8	74471h	476273
M4i.4421-x8	TYP_M4I4421_X8	74421h	476193	M4i.4480-x8	TYP_M4I4480_X8	74480h	476288
M4i.4450-x8	TYP_M4I4450_X8	74450h	476240	M4i.4481-x8	TYP_M4I4481_X8	74481h	476289

Table 19: Spectrum API: list of card type codes for M4x.44xx series

Card type	Card type as defined in regs.h	Value hexadecimal	Value decimal	Card type	Card type as defined in regs.h	Value hexadecimal	Value decimal
M4x.4410-x4	TYP_M4X4410_X4	84410h	541712	M4x.4451-x4	TYP_M4X4451_X4	84451h	541777
M4x.4411-x4	TYP_M4X4411_X4	84411h	541713	M4x.4470-x4	TYP_M4X4470_X4	84470h	541808
M4x.4420-x4	TYP_M4X4420_X4	84420h	541728	M4x.4471-x4	TYP_M4X4471_X4	84471h	541809
M4x.4421-x4	TYP_M4X4421_X4	84421h	541729	M4x.4480-x4	TYP_M4X4480_X4	84480h	541824
M4x.4450-x4	TYP_M4X4450_X4	84450h	541776	M4x.4481-x4	TYP_M4X4481_X4	84481h	541825

Hardware and PCB version

Since all of the boards from Spectrum are modular boards, they consist of one base board and one piggy-back front-end module and eventually of an extension module like the star-hub. Each of these three kinds of hardware has its own version register. Normally you do not need this information but if you have a support question, please provide the revision together with it.

Table 20: Spectrum API: hardware and PCB version register overview

Register	Value	Direction	Description
SPC_PCIVERSION	2010	read	Base card version: the upper 16 bit show the hardware version, the lower 16 bit show the firmware version.
SPC_BASEPCBVERSION	2014	read	Base card PCB version: the lower 16 bit are divided into two 8 bit values containing pre/post deci- mal point version information. For example a lower 16 bit value of 0106h represents a PCB version V1.6. The upper 16 bit are always zero.
SPC_PCIMODULEVERSION	2012	read	Module version: the upper 16 bit show the hardware version, the lower 16 bit show the firmware version.
SPC_MODULEPCBVERSION	2015	read	Module PCB version: the lower 16 bit are divided into two 8 bit values containing pre/post decimal point version information. For example a lower 16 bit value of 0106h represents a PCB version V1.6. The upper 16 bit are always zero.

If your board has an additional piggy-back extension module mounted you can get the hardware version with the following register.

Table 21: Spectrum API: extension module hardware and PCB version register

Register	Value	Direction	Description
SPC_PCIEXTVERSION	2011	read	Extension module version: the upper 16 bit show the hardware version, the lower 16 bit show the firmware version.
SPC_EXTPCBVERSION	2017	read	Extension module PCB version: the lower 16 bit are divided into two 8 bit values containing pre/post decimal point version information. For example a lower 16 bit value of 0106h represents a PCB version V1.6. The upper 16 bit are always zero.

Reading currently used PXI slot No. (M4x only)

For the PXIe cards of the M4x.xxxx series it is possible to read out the current slot number, in which the card is installed within the chassis:

Table 22: Spectrum API: register for reading back the PXIe card slot number

Register	Value	Direction	Description
SPC_PXIHWSLOTNO	2055	read	Returns the currently used slot number of the chassis.

Firmware versions

All the cards from Spectrum typically contain multiple programmable devices such as FPGAs, CPLDs and the like. Each of these have their own dedicated firmware version. This version information is readable for each device through the various version registers. Normally you do not need this information but if you have a support question, please provide us with this information. Please note that number of devices and hence the readable firmware information is card series dependent:

Table 23: Spectrum API: Register overview of firmware versions

Register	Register Value Direction Description					Availa	ıble for		
				M2i	M3i	M4i	M4x	M2p	M5i
SPCM_FW_CTRL	210000	read	Main control FPGA version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.	Х	Х	Х	Х	Х	Х
SPCM_FW_CTRL_GOLDEN	210001	read	Main control FPGA golden version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the golden (recovery) firmware, the type has always a value of 2.		-	х	х	х	Х
SPCM_FW_CLOCK	210010	read	Clock distribution version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the stand- ard release firmware, the type has always a value of 1.		-	-	-	-	-
SPCM_FW_CONFIG	210020	read	Configuration controller version: the upper 16 bit show the firm- ware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.		Х	-	-	_	-
SPCM_FW_MODULEA	210030	read	Front-end module A version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the stand- ard release firmware, the type has always a value of 1.		Х	Х	х	х	-
SPCM_FW_MODULEB	210031	read	Front-end module B version: the upper 1d bit show the firmware type, the lower 16 bit show the firmware version. For the stand- ard release firmware, the type has always a value of 1. The version is zero if no second front-end module is installed on the card.		-	-	-	х	-
SPCM_FW_MODEXTRA	210050	read	Extension module (Star-Hub) version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1. The version is zero if no extension module is installed on the card.		Х	X	_	Х	Х
SPCM_FW_POWER	210060	read	Power controller version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the stand- ard release firmware, the type has always a value of 1.	-	-	Х	х	х	Х

Cards that do provide a golden recovery image for the main control FPGA, the currently booted firmware can additionally read out:

Table 24: Spectrum API: Register overview of reading current firmware

Register	Value	Direction	Description						
				M2i	M3i	M4i	M4x	M2p	M5i
SPCM_FW_CTRL_ACTIVE	210002	read	Cards that do provide a golden (recovery) firmware additionally have a register to read out the version information of the cur- rently loaded firmware version string, to determine if it is stand- ard or golden.	-	-	Х	Х	Х	Х
			The hexadecimal 32bit format is: TVVVUUUUh T: the currently booted type (1: standard, 2: golden) V: the version U: unused, in production versions always zero						

Production date

This register informs you about the production date, which is returned as one 32 bit long word. The lower word is holding the information about the year, while the upper word informs about the week of the year.

Table 25: Spectrum API: production date register

Register	Value	Direction	Description
SPC_PCIDATE	2020	read	Production date: week in bits 31 to 16, year in bits 15 to 0

The following example shows how to read out a date and how to interpret the value:

```
spcm_dwGetParam_i32 (hDrv, SPC_PCIDATE, &lProdDate);
printf ("Production: week &d of year &d\n", (lProdDate >> 16) & 0xffff, lProdDate & 0xffff);
```

Last calibration date (analog cards only)

This register informs you about the date of the last factory calibration. When receiving a new card this date is similar to the delivery date when the production calibration is done. When returning the card to calibration this information is updated. This date is not updated when the user does an on-board calibration. The date is returned as one 32 bit long word. The lower word is holding the information about the year, while the upper word informs about the week of the year.

Table 26: Spectrum API: calibration date register

Register	Value	Direction	Description
SPC_CALIBDATE	2025	read	Last calibration date: week in bit 31 to 16, year in bit 15 to 0

Serial number

This register holds the information about the serial number of the board. This number is unique and should always be sent together with a support question. Normally you use this information together with the register SPC_PCITYP to verify that multiple measurements are done with the exact same board.

Table 27: Spectrum API: hardware serial number register

Register	Value	Direction	Description
SPC_PCISERIALNO	2030	read	Serial number of the board

Maximum possible sampling rate

This register gives you the maximum possible sampling rate the board can run. The information provided here does not consider any restrictions in the maximum speed caused by special channel settings. For detailed information about the correlation between the maximum sampling rate and the number of activated channels please refer to the according chapter.

Table 28: Spectrum API: maximum sampling rate register

	-		
Register	Value	Direction	Description
SPC_PCISAMPLERATE	2100	read	Maximum sampling rate in Hz as a 64 bit integer value

Installed memory

This register returns the size of the installed on-board memory in bytes as a 64 bit integer value. If you want to know the amount of samples you can store, you must regard the size of one sample of your card. All 7 bit and 8 bit A/D and D/A cards use only one byte per sample, while all other A/D and D/A cards with 12, 14 and 16 bit resolution use two bytes to store one sample. All digital cards need one byte to store 8 data bits.

Table 29: Spectrum API: installed memory registers. 32 bit read is limited to a maximum of 1 GByte

Register	Value	Direction	Description
SPC_PCIMEMSIZE	2110	read _i32	Installed memory in bytes as a 32 bit integer value. Maximum return value will 1 GByte. If more mem- ory is installed this function will return the error code ERR_EXCEEDINT32.
SPC_PCIMEMSIZE	2110	read _i64	Installed memory in bytes as a 64 bit integer value

The following example is written for a "two bytes" per sample card (12, 14 or 16 bit board), on any 8 bit card memory in MSamples is similar to memory in MBytes.

```
spcm_dwGetParam_i64 (hDrv, SPC_PCIMEMSIZE, &llInstMemsize);
printf ("Memory on card: %d MBytes\n", (int32) (llInstMemsize /1024/1024));
printf (" : %d MSamples\n", (int32) (llInstMemsize /1024/1024/2));
```

Installed features and options

The SPC_PCIFEATURES register informs you about the features, that are installed on the board. If you want to know about one option being installed or not, you need to read out the 32 bit value and mask the interesting bit. In the table below you will find every feature that may be

installed on a M2i/M3i/M4i/M4x/M2p/M5i card. Please refer to the ordering information to see which of these features are available for your card series.

Table 30: Spectrum API: Feature Register and available feature flags

ster	Value	Direction	Description		
PCIFEATURES	2120	read	PCI feature register. Holds the installed features and options as a bitfield. The read value must be masked out with one of the masks below to get information about one certain feature.		
SPCM_FEAT_MULTI 1h		Is set if the fee	Is set if the feature Multiple Recording / Multiple Replay is available.		
SPCM_FEAT_GATE	2h	Is set if the fee	ature Gated Sampling / Gated Replay is available.		
SPCM_FEAT_DIGITAL	4h	Is set if the fee	ature Digital Inputs / Digital Outputs is available.		
SPCM_FEAT_TIMESTAMP	8h	Is set if the fee	ature Timestamp is available.		
SPCM_FEAT_STARHUB6_EXTM	20h	Is set on the c	ard, that carries the star-hub extension or piggy-back module for synchronizing up to 6 cards (M2p)		
SPCM_FEAT_STARHUB8_EXTM	20h	Is set on the c	ard, that carries the star-hub extension or piggy-back module for synchronizing up to 8 cards (M4i).		
SPCM_FEAT_STARHUB4	20h	Is set on the c	ard, that carries the star-hub piggy-back module for synchronizing up to 4 cards (M3i).		
SPCM_FEAT_STARHUB5	20h	Is set on the c	ard, that carries the star-hub piggy-back module for synchronizing up to 5 cards (M2i).		
SPCM_FEAT_STARHUB16_EXTM	40h	Is set on the c	ard, that carries the star-hub piggy-back module for synchronizing up to 16 cards (M2p).		
SPCM_FEAT_STARHUB8	40h	Is set on the c	ard, that carries the star-hub piggy-back module for synchronizing up to 8 cards (M3i and M5i).		
SPCM_FEAT_STARHUB16	40h	Is set on the c	ard, that carries the star-hub piggy-back module for synchronizing up to 16 cards (M2i).		
SPCM_FEAT_ABA	80h	Is set if the feature ABA mode is available.			
SPCM_FEAT_BASEXIO	100h	Is set if the extra BaseXIO option is installed. The lines can be used for asynchronous digital I/O, extra trigger timestamp reference signal input.			
SPCM_FEAT_AMPLIFIER_10V	200h	Arbitrary Wa	veform Generators only: card has additional set of calibration values for amplifier card.		
SPCM_FEAT_STARHUBSYSMASTER	400h	Is set in the co	ard that carries a System Star-Hub Master card to connect multiple systems (M2i).		
SPCM_FEAT_DIFFMODE	800h	M2i.30xx ser	ries only: card has option -diff installed for combining two SE channels to one differential channel.		
SPCM_FEAT_SEQUENCE	1000h	Only availab	le for output cards or I/O cards: Replay sequence mode available.		
SPCM_FEAT_AMPMODULE_10V	2000h	Is set on the c	ard that has a special amplifier module for mounted (M2i.60xx/61xx only).		
SPCM_FEAT_STARHUBSYSSLAVE	4000h	Is set in the co	ard that carries a System Star-Hub Slave module to connect with System Star-Hub master systems (M		
SPCM_FEAT_NETBOX	8000h	The card is pl	hysically mounted within a digitizerNETBOX, generatorNETBOX or hybridNETBOX.		
SPCM_FEAT_REMOTESERVER	10000h	Support for th	ne Spectrum Remote Server option is installed on this card.		
SPCM_FEAT_SCAPP	20000h	Support for th (M5i, M4i an	ne SCAPP option allowing CUDA RDMA access to supported graphics cards for GPU calculations ad M2p)		
SPCM_FEAT_DIG16_SMB	40000h	M2p: Set if o	ption M2p.xxxx-DigSMB is installed, adding16 additional digital I/Os via SMB connectors.		
SPCM_FEAT_DIG16_FX2	80000h	M2p: Set if o	ption M2p.xxxx-DigFX2 is installed, adding16 additional digital I/Os via FX2 multipin connectors.		
SPCM_FEAT_DIGITALBWFILTER	100000h	A digital (box	ccar) bandwidth filter is available that can be globally enabled/disabled for all channels.		
SPCM_FEAT_CUSTOMMOD_MASK	F0000000h	been special	bit of the feature register is used to mark special custom modifications. This is only used if the card h y customized. Please refer to the extra documentation for the meaning of the custom modifications. or M5i, M4i, M4x and M2p cards see "Custom modifications" chapter instead.		

The following example demonstrates how to read out the information about one feature.

```
spcm_dwGetParam_i32 (hDrv, SPC_PCIFEATURES, &lFeatures);
if (lFeatures & SPCM_FEAT_DIGITAL)
    printf("Option digital inputs/outputs is installed on your card");
```

The following example demonstrates how to read out the custom modification code.

```
spcm_dwGetParam_i32 (hDrv, SPC_PCIFEATURES, &lFeatures);
lCustomMod = (lFeatures >> 28) & 0xF;
if (lCustomMod != 0)
    printf("Custom modification no. %d is installed.", lCustomMod);
```

Installed extended Options and Features

Some cards (such as M5i/M4i/M4x/M2p cards) can have advanced features and options installed. This can be read out with the following register:

Regis	Register		Direction	Description		
SPC_PCIEXTFEATURES 2121		2121	read	PCI extended feature register. Holds the installed extended features and options as a bitfield. The read value must be masked out with one of the masks below to get information about one certain fea- ture.		
	SPCM_FEAT_EXTFW_SEGSTAT	1h	Is set if the firmware option "Block Statistics" is installed on the board, which allows certain statistics to be on-board calculated for data being recorded in segmented memory modes, such as Multiple Recording or ABA.			
	SPCM_FEAT_EXTFW_SEGAVERAGE	2h	Is set if the firmware option "Block Average" is installed on the board, which allows on-board hardware avera data being recorded in segmented memory modes, such as Multiple Recording or ABA.			
	SPCM_FEAT_EXTFW_BOXCAR	4h	Is set if the firmware mode "Boxcar Average" is supported in the installed firmware version.			
	SPCM_FEAT_EXTFW_PULSEGEN	8h	Is set if the firmware mode "Pulse Generator" is installed on the board, which allows generation of pulses for output on the card's multi-purpose I/O lines (XIO).			

Table 31: Spectrum API: Extended feature register and available extended feature flags

Miscellaneous Card Information

Some more detailed card information, that might be useful for the application to know, can be read out with the following registers:

Register	Value	Direction	Description
SPC_MIINST_MODULES	1100	read	Number of the installed front-end modules on the card.
SPC_MIINST_CHPERMODULE	1110	read	Number of channels installed on one front-end module.
SPC_MIINST_BYTESPERSAMPLE	1120	read	Number of bytes used in memory by one sample.
SPC_MIINST_BITSPERSAMPLE	1125	read	Resolution of the samples in bits.
SPC_MIINST_MAXADCVALUE	1126	read	Decimal code of the full scale value.
SPC_MIINST_MINEXTCLOCK	1145	read	Minimum external clock that can be fed in for direct external clock (if available for card model).
SPC_MIINST_MAXEXTCLOCK	1146	read	Maximum external clock that can be fed in for direct external clock (if available for card model).
SPC_MIINST_MINEXTREFCLOCK	1148	read	Minimum external clock that can be fed in as a reference clock.
SPC_MIINST_MAXEXTREFCLOCK	1149	read	Maximum external clock that can be fed in as a reference clock.
SPC_MIINST_ISDEMOCARD	1175	read	Returns a value other than zero, if the card is a demo card.

Table 32: Spectrum API: register overview of miscellaneous cards information

Function type of the card

This register register returns the basic type of the card:

Table 33: Spectrum API: register card function type and possible types

Register	r	Value	Direction	Description	
SPC_FNC	CTYPE	2001	read	Gives information about what type of card it is.	
	SPCM_TYPE_AI	1h	Analog input card (analog acquisition; the M2i.4028 and M2i.4038 also return this value)		
	SPCM_TYPE_AO	2h	Analog output card (arbitrary waveform generators)		
	SPCM_TYPE_DI	4h	Digital input card (logic analyzer card)		
	SPCM_TYPE_DO	8h	Digital output card (pattern generators)		
	SPCM_TYPE_DIO	10h	Digital I/O (input/output) card, where the direction is software selectable.		

Used type of driver

This register holds the information about the driver that is actually used to access the board. Although the driver interface doesn't differ between Windows and Linux systems it may be of interest for a universal program to know on which platform it is working.

Table 34: Spectrum API: register driver type information and possible driver types

Register	r	Value	Direction	Description	
SPC_GET	DRVTYPE	1220	read	Gives information about what type of driver is actually used	
	DRVTYP_LINUX32	1	Linux 32bit driver is used		
	DRVTYP_WDM32	4	Windows WDM 32bit driver is used (XP/Vista/Windows 7/8/10/11).		
	DRVTYP_WDM64	5	Windows WDM 64bit driver is used by 64bit application (XP64/Vista/Windows 7/8/10/11).		
	DRVTYP_WOW64	6	Windows WDM 64bit driver is used by 32bit application (XP64/Vista/Windows 7/8/10/11).		
	DRVTYP_LINUX64	7	Linux 64bit driver is used		

Driver version

This register holds information about the currently installed driver library. As the drivers are permanently improved and maintained and new features are added user programs that rely on a new feature are requested to check the driver version whether this feature is installed.

Table 35: Spectrum API: driver version read register

Register	Value	Direction	Description
SPC_GETDRVVERSION	1200	read	Gives information about the driver library version

The resulting 32 bit value for the driver version consists of the three version number parts shown in the table below:

Driver Major Version	Driver Minor Version	Driver Build
8 Bit wide: bit 24 to bit 31	8 Bit wide, bit 16 to bit 23	16 Bit wide, bit 0 to bit 15

Kernel Driver version

This register informs about the actually used kernel driver. Windows users can also get this information from the device manager. Please refer to the "Driver Installation" chapter. On Linux systems this information is also shown in the kernel message log at driver start time.

Table 36: Spectrum API: kernel driver version read register

Register	Value	Direction	Description
SPC_GETKERNELVERSION	1210	read	Gives information about the kernel driver version.

The resulting 32 bit value for the driver version consists of the three version number parts shown in the table below:

Driver Major Version	Driver Minor Version	Driver Build		
8 Bit wide: bit 24 to bit 31	8 Bit wide, bit 16 to bit 23	16 Bit wide, bit 0 to bit 15		

The following example demonstrates how to read out the kernel and library version and how to print them.

```
spcm_dwGetParam_i32 (hDrv, SPC_GETDRVVERSION, &lLibVersion);
spcm_dwGetParam_i32 (hDrv, SPC_GETKERNELVERSION, &lKernelVersion);
printf("Kernel V %d.%d build %d\n",lKernelVersion >> 24, (lKernelVersion >> 16) & 0xff, lKernelVersion & 0xffff);
printf("Library V %d.%d build %d\n",lLibVersion >> 24, (lLibVersion >> 16) & 0xff, lLibVersion & 0xffff);
```

This small program will generate an output like this:

Kernel V 1.11 build 817			
Library V 1.1 build 854			

Custom modifications

Since all of the boards from Spectrum are modular boards, they consist of one base board and one piggy-back front-end module and eventually of an extension module like the Star-Hub. Each of these three kinds of hardware has its own version register. Normally you do not need this information but if you have a support question, please provide the revision together with it.

Table 37: Spectrum API: custom modification register and different bitmasks to split the register in various hardware parts

Register	Value	Direction	Description		
SPCM_CUSTOMMOD	3130	read	Dedicated feature register used to mark special custom modifications of the base card and/or the front-end module and/or the Star-Hub module. This is only used if the card has been specially customized. Please refer to the extra documentation for the meaning of the custom modifications. This register is supported for all M5i, M4i, M4x, M2p cards and all digitizerNETBOX, generatorNETBOX or hybridNETBOX based upon these series of cards.		
SPCM_CUSTOMMOD_BASE_MASK	000000FFh	Mask for the custom modification of the base card.			
SPCM_CUSTOMMOD_MODULE_MASK	0000FF00h	Mask for the custom modification of the front-end module(s).			
SPCM_CUSTOMMOD_STARHUB_MASK	00FF0000h	Mask out custo	m modification of the Star-Hub module.		

<u>Reset</u>

Every Spectrum card can be reset by software. Concerning the hardware, this reset is the same as the power-on reset when starting the host computer. In addition to the power-on reset, the reset command also brings all internal driver settings to a defined default state. A software reset is automatically performed, when the driver is first loaded after starting the host system.

Performing a board reset can be easily done by the related board command mentioned in the following table.

Table 38: Spectrum API: command register and reset command

Register Value		Value	Direction	Description	
SPC_M20	CMD	100	w Command register of the board.		
	M2CMD_CARD_RESET	1h	A software and hardware reset is done for the board. All settings are set to the default values. The data in the board's on-board memory will be no longer valid. Any output signals like trigger or clock output will be disabled.		

Analog Inputs

Channel Selection

One key setting that influences all other possible settings is the channel enable register. A unique feature of the Spectrum cards is the possibility to program the number of channels you want to use. All on-board memory can then be used by these activated channels.

This description shows you the channel enable register for the complete card family. However, your specific board may have less channels depending on the card type that you have purchased and therefore does not allow you to set the maximum number of channels shown here.

Table 39: Spectrum API: channel enable register and register settings

Register	Register Value		Direction	Description	
SPC_CHENABLE 11		11000	read/write	Sets the channel enable information for the next card run.	
	CHANNELO	1	Activates chan	nel O	
	CHANNEL1	2	Activates chan	nel 1	
	CHANNEL2	4	Activates chan	nel 2	
	CHANNEL3	8	Activates channel 3		

The channel enable register is set as a bitmap. That means that one bit of the value corresponds to one channel to be activated. To activate more than one channel the values have to be combined by a bitwise OR.

Example showing how to activate 4 channels:

spcm_dwSetParam_i64 (hDrv, SPC_CHENABLE, CHANNEL0 | CHANNEL1 | CHANNEL2 | CHANNEL3);

The following table shows all allowed settings for the channel enable register when your card has a maximum of 1 channel.

Channels to activate			
Ch0	Values to program	Value as hex	Value as decimal
Х	CHANNELO	1h	1

The following table shows all allowed settings for the channel enable register when your card has a maximum of 2 channels.

Chann	nels to activate			
Ch0	Ch1	Values to program	Value as hex	Value as decimal
Х		CHANNELO	1h	1
	Х	CHANNEL1	2h	2
Х	Х	CHANNELO CHANNELI	3h	3

The following table shows all allowed settings for the channel enable register in case that you have a four channel card.

	Channe	els to activa	le			
Ch0	Ch1	Ch2	Ch3	Values to program	Value as hex	Value as decimal
Х				CHANNELO	1h	1
	Х			CHANNEL1	2h	2
		Х		CHANNEL2	4h	4
			Х	CHANNEL3	8h	8
Х	Х			CHANNELO CHANNEL1	3h	3
х		Х		CHANNELO CHANNEL2	5h	5
Х			Х	CHANNELO CHANNEL3	9h	9
	Х	Х		CHANNEL1 CHANNEL2	6h	6
	Х		Х	CHANNEL1 CHANNEL3	Ah	10
		Х	Х	CHANNEL2 CHANNEL3	Ch	12
х	Х	Х	Х	CHANNELO CHANNEL1 CHANNEL2 CHANNEL3	Fh	15

Any channel activation mask that is not shown here is not valid. If programming an other channel activation, the driver will return with an error code ERR_VALUE.

To help user programs it is also possible to read out the number of activated channels that correspond to the currently programmed bitmap.

Table 40: Spectrum API: channel count register

Register	Value	Direction	Description
SPC_CHCOUNT	11001	read	Reads back the number of currently activated channels.

Reading out the channel enable information can be done directly after setting it or later like this:

spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNEL0 | CHANNEL1); spcm_dwGetParam_i32 (hDrv, SPC_CHENABLE, &lActivatedChannels); spcm_dwGetParam_i32 (hDrv, SPC_CHCOUNT, &lChCount); printf ("Activated channels bitmask is: 0x%08x\n", lActivatedChannels); ("Number of activated channels with this bitmask: %d\n", lChCount); printf

Assuming that the two channels are available on your card the program will have the following output:

```
Activated channels bitmask is: 0x00000003
Number of activated channels with this bitmask: 2
```

Important note on channel selection

As some of the manuals passages are used in more than one hardware manual most of the registers and channel settings throughout this handbook are described for the maximum number of possible channels that are available on one card of the current series. There can be less channels on your actual type of board or bus-system. Please refer to the technical data section to get the actual number of available channels.



This analog acquisition board uses separate input stages and converters on each channel. This gives you the possibility to set up the desired and concerning your application best suiting input range also separately for each channel. All input stage related settings can easily be set by the corresponding input registers. The table below shows the available input stage registers and possible standard values for your type of board. As there are also modified versions available with different input ranges it is recommended to read out the currently available input ranges as shown later in this chapter.




Image 41: electrical block diagram of input stage

Calibration

Input Path

Each input stage consists of different input paths each with different available settings and features. Please refer to the technical data section to get details on the differences of the input paths.

Offering different input paths gives the choice to adopt the cards input stage to the specific application in the best technical way by either using a high frequency 50 ohm path to have full bandwidth and best dynamic performance or by using a buffered path with all features but limited bandwidth and dynamic performance.

All following settings are related to the selected input path. To read available fea- Image 42: input path location in electrical block diagram of input stage tures like input ranges or termination settings it is first necessary to set the input path for which the features are to be read.


Table 41: Spectrum API: input path information registers

Register			
SPC_READAIPATHCOUNT	3120	read	Returns the number of available analog input paths
SPC_READAIPATH	3121	read/write	Selects the input path for which features should be read out. The READAIPATH need to be set before reasing the features (including available input ranges) of the path. Please note that this settings does not change the current path selection.

The following registers show the available input path settings


Table 42: Spectrum API: input path registers and register settings

Register				
SPC_PATH0	30090	read/write	read/write Selects the analog input path for channel 0 (default path is path 0)	
SPC_PATH1	30190	read/write	ead/write Selects the analog input path for channel 1 (default path is path 0)	
SPC_PATH2	30290	read/write Selects the analog input path for channel 2 (default path is path 0)		
SPC_PATH3	30390	read/write Selects the analog input path for channel 3 (default path is path 0)		
	0	Input Path 0: Buffered inputs		
	1	Input Path 1: HF input with fixed 50 ohm termination		



Input ranges

This analog acquisition board has several different input ranges for each channel. This gives you the possibility to set up the desired and concerning your application best suiting input range also separately for each channel. The input ranges can easily be set by the corresponding input registers. The table below shows the available input registers and possible standard ranges for your type of board. As there are also modified versions available with different input ranges it is recommended to read out the currently available input ranges as shown later in this chapter.



Please note that the available ranges need to be read out separately for each input path. Please set the register SPC_READAIPATH as shown above to select the input path for which the settings should be read. The available Input rages are read out using the following registers.

Image 43: electrical diagram of input stage with amplifier highlighted

Table 43: Spectrum API:	input range information	registers
-------------------------	-------------------------	-----------

Register			
SPC_READAIPATH	3121	read/write	Selects the input path which is used to read out the features.
SPC_READIRCOUNT	3000	read	Returns the number of available input ranges for the input path selected by SPC_READAIPATH
SPC_READRANGEMIN0	4000	read	Reads the lower border of input range 0 in mV for the input path selected by SPC_READAIPATH
SPC_READRANGEMIN1	4001	read	Reads the lower border of input range 1 in mV for the input path selected by SPC_READAIPATH
SPC_READRANGEMAX0	4100	read	Reads the upper border of input range 0 in mV for the input path selected by SPC_READAIPATH
SPC_READRANGEMAX1	4101	read	Reads the upper border of input range 1 in mV for the input path selected by SPC_READAIPATH

The following example reads out the number of available input ranges and reads and prints the minimum and maximum value of all input ranges.

```
spcm_dwGetParan_i32 (hDrv, SPC_READAIPATHCOUNT, &lNumOfPaths);
for (lPath = 0; lPath < lNumOfPaths; lPath++)
{
    spcm_dwSetParan_i32 (hDrv, SPC_READAIPATH, lPath)
    spcm_dwGetParam_i32 (hDrv, SPC_READIRCOUNT, &lNumberOfRanges);
    for (i = 0; i < lNumberOfRanges; i++)
        {
        spcm_dwGetParam_i32 (hDrv, SPC_READRANGEMIN0 + i, &lMinimumInputRage);
        spcm_dwGetParam_i32 (hDrv, SPC_READRANGEMAX0 + i, &lMaximumInputRage);
        printf ("Path %d Range %d: %d mV to %d mV\n", lPath, i, lMinimumInputRange, lMaximumInputRange);
        }
    }
}
```

The input range is selected individually for each channel. Please note that the correct input path needs to be set

Table 44: Spectrum API: input range registers and available settings

Register			
SPC_AMPO	30010	read/write	Defines the input range of channel0.
SPC_AMP1	30110	read/write	Defines the input range of channel1.
SPC_AMP2	30210	read/write	Defines the input range of channel2.
SPC_AMP3	30310	read/write	Defines the input range of channel3.

Standard Input ranges of path 0 (Buffered):

200	± 200 mV calibrated input range for the appropriate channel.			
500	± 500 mV calibrated input range for the appropriate channel.			
1000	± 1 V calibrated input range for the appropriate channel.			
2000	± 2 V calibrated input range for the appropriate channel.			
5000	± 5 V calibrated input range for the appropriate channel.			
10000	± 10 V calibrated input range for the appropriate channel.			

Standard Input ranges of path 1 (HF, 50 ohm terminated):

500	± 500 mV calibrated input range for the appropriate channel.			
1000	± 1 V calibrated input range for the appropriate channel.			
2500	± 2.5 V calibrated input range for the appropriate channel.			
5000	± 5 V calibrated input range for the appropriate channel.			

Input offset

of ±100 %.

In most cases the external signals will not be symmetrically related to ground. If you want to acquire such asymmetrical signals, it is possible to use the smallest input range that matches the biggest absolute signal amplitude without exceeding the range.

The figure at the right shows this possibility. But in this example you would leave half of the possible resolution unused.

It is much more efficient if you shift the signal on-board to be as symmetrical as possible and to acquire it within the best possible range.

This results in a much better use of the converters resolution.

On this acquisition boards from Spectrum you have the possibility to adjust the input offset separately for each channel.

The example in the right figure shows signals with a

range of ± 1.0 V that have offsets up to ± 1.0 V. So relat-

ed to the desired input range these signals have offsets

For compensating such offsets you can use the offset reg-

ister for each channel separately. If you want to compen-

sate the +100 % offset of the outer left signal, you would

have to set the offset to -100 % to compensate it.

ble offset ranges for your specific type of board.

when changing the input's range.

As the offset levels are relatively to the related input

range, you have to calculate and set your offset again

The table below shows the offset registers and the possi-




Image 44: Spectrum API: using the input offset shifting to optimize the usage of the input range

2.0 1.5 1.0 V 0.5 V Input 0.0 V range -0.5 V -1.0 V -1.5 V -2.0 \ Signal offset +100 % +50 % 0% -50 % -100 % Driver -100 % -50 % 0% +50 % +100 % settings

Image 45: Spectrum API: effects of different input offset setting

The input offset capability has been later added with a certain hardware version of the front-end module. To check for availability on a specific card, simply read out the SPC_READAIFEATURES register and check whether SPCM_AI_OFFSPERCENT flag has been set or not.

Table 45: Spectrum API: input offset registers and register settings

Register	Value	Direction	Description	Offset range
SPC_OFFS0	30000	read/write	Defines the input's offset and therefore shifts the input of channel0.	Offset in percent of the input
SPC_OFFS1	30100	read/write	Defines the input's offset and therefore shifts the input of channel1.	range. Differs for different ranges and input paths.
SPC_OFFS2	30200	read/write	Defines the input's offset and therefore shifts the input of channel2.	Please see table below for
SPC_OFFS3	30300	read/write	Defines the input's offset and therefore shifts the input of channel3.	allowed offsets.

Offset of path 0 (Buffered, DC-coupled):

Allowed input offset using path0 ± 10 V input range	no Offset available
Allowed input offset using path0 ± 5 V input range	–100 % 0% in steps of 1 %
Allowed input offset using path0 \pm 2 V input range	–100 % 0% in steps of 1 %
Allowed input offset using path0 \pm 1 V input range	no Offset available
Allowed input offset using path0 ± 500 mV input range	–100 % 0% in steps of 1 %
Allowed input offset using path0 \pm 200 mV input range	–100 % 0% in steps of 1 %

Offset of path 1 (HF, 50 ohm terminated, DC-coupled):

Allowed input offset using path1 \pm 500 mV input range

-100 % .. 0% in steps of 1 %

Allowed input offset using path1 ± 1 V input range	-100 % 0% in steps of 1 %
Allowed input offset using path1 ± 2.5 V input range	–100 % 0% in steps of 1 %
Allowed input offset using path1 ± 5 V input range	-100 % 0% in steps of 1 %

Read out of input features

Each input path (if multiple paths are available on the card) has different features that can be read out to make the software more general. If you only operate one single card type in your software it is not necessary to read out these features.

Please note that the input features are read out for the currently selected read AI path done by register SPC_READAIPATH. Please also note that the following table shows all input features settings that are available throughout all Spectrum acquisition cards. Some of these features are not installed on your specific hardware. The column(s) for the input paths show which settings are available for which input path (if multiple paths are available on the card) on a standard card:

Table 46: Spectrum API: input features read-out registers and register settings

Register			
SPC_READAIPATH	3121	read/write	Selects the input path which is used to read out the features. Please note that this settings does not change the current path selection.
SPC_READAIFEATURES	3101	read	Returns a bit map with the available features of that input path. The possible return values are listed below.

	Value	Path 0	Path 1	Description
SPCM_AI_TERM	0000001h	x	fixed	Programmable input termination available
SPCM_AI_SE	00000002h	fixed	fixed	Input is single-ended. If available together with SPC_AI_DIFF: input type is software selectable
SPCM_AI_DIFF	0000004h			Input is differential. If available together with SPC_AI_SE: input type is software selectable
SPCM_AI_OFFSPERCENT	0000008h	x	x	Input offset programmable in per cent of input range
SPCM_AI_OFFSMV	0000010h			Input offset programmable in mV
SPCM_AI_OVERRANGEDETECT	00000020h			Programmable overrange detection available
SPCM_AI_DCCOUPLING	00000040h	x	x	Input is DC coupled. If available together with AC coupling: coupling is software selectable
SPCM_AI_ACCOUPLING	0000080h	x	x	Input is AC coupled. If available together with DC coupling: coupling is software selectable
SPCM_AI_LOWPASS	00000100h	x	x	Input has a selectable low pass filter (bandwidth limit)
SPCM_AI_ACDC_OFFS_COMP	00000200h		x	Input has a selectable offset compensation for HF-Path with AC/DC coupling/source mismatch.
SPCM_AI_AUTOCALOFFS	00001000h	x	x	Input offset can be auto calibrated on the card
SPCM_AI_AUTOCALGAIN	00002000h	x		Input gain can be auto calibrated on the card
SPCM_AI_AUTOCALOFFSNOIN	00004000h			Input offset can auto calibrated on the card if inputs are left open
SPCM_AI_HIGHIMP	00008000h	x		Input has a high impedance mode available
SPCM_AI_LOWIMP	00010000h	x	x	Input has a low impedance mode (50 Ohm) available

The following example shows a setup of path and input range of a two channel card.

Please note that this is a general example and the number of input channels may not match your card channels.

spcm_dwSetParam_i32 (hDrv,	SPC_PATH0 ,	0); // Set up channel0 to input path 0 (buffered)
spcm_dwSetParam_i32 (hDrv,	SPC_AMP0 ,	1000); // Set up channel0 to the range of \pm 1.0 V
spcm_dwSetParam_i32 (hDrv,	SPC_PATH1 ,	1); // Set up channel1 to input path 1 (HF, 50 ohm terminated)
spcm_dwSetParam_i32 (hDrv	SPC_AMP1 ,	500); // Set up channel1 to the range of \pm 0.5 V

The Spectrum analog acquisition cards of the M4i series offer an input path with fixed 50 ohm termination (HF path, 50 ohm path) as well as a second input path with all features to be programmed by the user (buffered path). If the HF path with fixed 50 ohm termination is activated this register will have no functionality.

The buffered input path can be terminated separately with 50 Ohm by software programming. If you do so, please make sure that your signal source is able to deliver the higher output currents. If no termination is used, the inputs have an impedance of 1 Megaohm. The following table shows the corresponding register to set the input termination.




Image 46: electrical diagram of input stage with termination highlighted

Table 47: Spectrum API: input termination registers and register settings

Register			
SPC_50OHM0	30030	read/write	A $_{\rm \prime\prime}$ 1 $^{\prime\prime}$ sets the 50 ohm termination for channelO. A $_{\rm \prime\prime}$ O $^{\prime\prime}$ sets the termination to 1 MOhm.
SPC_50OHM1	30130	read/write	A "1" sets the 50 ohm termination for channel1. A "0" sets the termination to1 MOhm.
SPC_50OHM2	30230	read/write	A "1" sets the 50 ohm termination for channel2. A "0" sets the termination to1 MOhm.
SPC_50OHM3	30330	read/write	A "1" sets the 50 ohm termination for channel3. A "0" sets the termination to1 MOhm.

All inputs can be set separately switched to AC or DC coupling. Please refer to the technical data section to see the signal frequency range that is available for the different settings.

Using the AC coupling will eliminate all DC and low frequency parts of the input signal and allows best quality measurements in the frequency domain even if the DC level of the signal varies over the time.

The following table shows the corresponding register to set the input coupling.




Image 47: electrical diagram of input stage with input coupling highlighted

Table 48: Spectrum API: input coupling registers and register settings

Register			
SPC_ACDC0	30020	read/write	A "1" sets the AC coupling for channel0. A "0" sets the DC coupling (default is AC)
SPC_ACDC1	30120	read/write	A "1" sets the AC coupling for channel1. A "0" sets the DC coupling (default is AC)
SPC_ACDC2	30220	read/write	A "1" sets the AC coupling for channel2. A "0" sets the DC coupling (default is AC)
SPC_ACDC3	30320	read/write	A $_{\scriptscriptstyle \rm M}1''$ sets the AC coupling for channel3. A $_{\scriptscriptstyle \rm M}0''$ sets the DC coupling (default is AC)

AC/DC offset compensation

When using the HF-Path of the input channel, an offset voltage will be visible in case DC coupling is selected for the channel and the signal source is externally AC coupled. This offset can be compensated for by setting the compensation registers:

Register			
SPC_ACDC_OFFS_COMPENSATION0	30021	read/write	A $_{\tt m}1^{\tt m}$ enables the compensation. A $_{\tt m}0^{\tt m}$ disables the compensation (default).
SPC_ACDC_OFFS_COMPENSATION1	30121	read/write	A $_{\rm m}1^{\rm \prime\prime}$ enables the compensation. A $_{\rm m}0^{\rm \prime\prime}$ disables the compensation (default).
SPC_ACDC_OFFS_COMPENSATION2	30221	read/write	A "1" enables the compensation. A "O" disables the compensation (default).
SPC_ACDC_OFFS_COMPENSATION3	30321	read/write	A $_{\prime\prime}$ 1 $^{\prime\prime}$ enables the compensation. A $_{\prime\prime}$ O $^{\prime\prime}$ disables the compensation (default).

Table 49: Spectrum API: ACDC offset compensation register and register settings

Anti aliasing filter (Bandwidth limit)

All inputs have a separate selectable anti aliasing filter (bandwidth limit) that will cut off any aliasing effects and that will reduce signal noise.

Please note that this bandwidth limit filter will also cut of any distortion or high frequency spurious signals parts that are within the frequency spectrum of the input.

Please refer to the technical data section to see the cut off frequency and the type of filter used. The following table shows the corresponding register to activate the bandwidth limit.




Image 48: electrical diagram of input stage with highlighted bandwidth filter

Table 50: Spectrum API: input filter registers and register settings


Register			
SPC_FILTERO	30080	read/write	A "1" selects the bandwidth limit for channel 0. A "0" set the channel to full bandwidth (default is full)
SPC_FILTER1	30180	read/write	A $_{\scriptscriptstyle \rm M}$ 1 $^{\scriptscriptstyle \rm T}$ selects the bandwidth limit for channel 1. A $_{\scriptscriptstyle \rm M}$ O $^{\scriptscriptstyle \rm T}$ set the channel to full bandwidth (default is full
SPC_FILTER2	30280	read/write	A "1" selects the bandwidth limit for channel 2. A "0" set the channel to full bandwidth (default is full
SPC_FILTER3	30380	read/write	A "1" selects the bandwidth limit for channel 3. A "0" set the channel to full bandwidth (default is full

Automatic on-board calibration of the offset and gain settings

All of the channels are calibrated in factory before the board is shipped. These values are stored in the on-board EEProm under the default settings. If you have asymmetrical signals, you can adjust the offset easily with the corresponding registers of the inputs as shown before.

To start the automatic offset adjustment, simply write the register, mentioned in the following table.

Before you start an automatic offset adjustment make sure, that no signal is connected to any input. Leave all the input connectors open and then start the adjustment. All the internal settings of the driver are changed, while the automatic offset compensation is in progress.



Register	Value	Direction	Description
SPC_ADJ_AUTOADJ	50020	write	Performs the automatic offset compensation in the driver either for all input ranges or only the actual.
ADJ_ALL	0	Automatic offse	at adjustment for all input ranges.

As all settings are temporarily stored in the driver, the automatic adjustment will only affect these values. After exiting your program, all calibration information will be lost. To give you a possibility to save your own settings, most Spectrum card have at least one set of user settings that can be saved within the on-board EEPROM. The default settings of the offset and gain values are then read-only and cannot be written to the EEPROM by the user. If the card has no user settings the default settings may be overwritten.

You can easily either save adjustment settings to the EEPROM with SPC_ADJ_SAVE or recall them with SPC_ADJ_LOAD. These two registers are shown in the table below. The values for these EEPROM access registers are the sets that can be stored within the EEPROM. The amount of sets available for storing user offset settings depends on the type of board you use. The table below shows all the EEPROM sets, that are available for your board.

Table 52: Spectrum API: loading and storing calibration values to the EEPROM

Register		Value	Direction	Description
SPC_ADJ_	LOAD	50000	write	Loads the specified set of settings from the EEPROM. The default settings are automatically loaded, when the driver is started.
			read	Reads out, what kind of settings have been loaded last.
SPC_ADJ_	SAVE	50010	write	Stores the current settings to the specified set in the EEPROM.
			read	Reads out, what kind of settings have been saved last.
	ADJ_DEFAULT	0	Default settings	s, no user settings available

If you want to make an offset and gain adjustment on all the channels and store the data to the ADJ_DEFAULT set of the EEPROM you can do this the way, the following example shows.

spcm_dwSetParam_i32 (hDrv, SPC_ADJ_AUTOADJ, ADJ_ALL); // Activate offset/gain adjustment on all channels
spcm_dwSetParam_i32 (hDrv, SPC_ADJ_SAVE , ADJ_DEFAULT); // and store values to DEFAULT set in the EEPROM

Acquisition modes

Your card is able to run in different modes. Depending on the selected mode there are different registers that each define an aspect of this mode. The single modes are explained in this chapter. Any further modes that are only available if an option is installed on the card is documented in a later chapter.

Overview

This chapter gives you a general overview on the related registers for the different modes. The use of these registers throughout the different modes is described in the following chapters.

Setup of the mode

The mode register is organized as a bitmap. Each mode corresponds to one bit of this bitmap. When defining the mode to use, please be sure just to set one of the bits. All other settings will return an error code.

The main difference between all standard and all FIFO modes is that the standard modes are limited to on-board memory and therefore can run with full sampling rate. The FIFO modes are designed to transfer data continuously over the bus to PC memory or to hard disk and can therefore run much longer. The FIFO modes are limited by the maximum bus transfer speed the PC can use. The FIFO mode uses the complete installed on-board memory as a FIFO buffer.

However as you'll see throughout the detailed documentation of the modes the standard and the FIFO mode are similar in programming and behavior and there are only a very few differences between them.

Table 53: Spectrum API: card mode and read out of available card mode software registers

Register	Value	Direction	Description
SPC_CARDMODE	9500	read/write	Defines the used operating mode, a read command will return the currently used mode.
SPC_AVAILCARDMODES	9501	read	Returns a bitmap with all available modes on your card. The modes are listed below.

Acquisition modes

Table 54: Spectrum API: possible values for the card mode register. Description of the different card modes

Mode	Value	Available on	Description
SPC_REC_STD_SINGLE	1h	all cards	Data acquisition to on-board memory for one single trigger event.
SPC_REC_STD_MULTI	2h	all cards	Data acquisition to on-board memory for multiple trigger events. Each recorded segment has the same size. This mode is described in greater detail in a special chapter about the Multiple Recording option.
SPC_REC_STD_GATE	4h	all M2p and M4i digitizers and NETBOXes	Data acquisition to on-board memory using an external Gate signal. Acquisition is only done as long as the gate signal has a programmed level. The mode is described in greater detail in a special chapter about the Gated Sampling option.
SPC_REC_STD_ABA	8h	all M2p and M4i digitizers and NETBOXes	Data acquisition to on-board memory for multiple trigger events. While the multiple trigger events are stored with programmed sampling rate the inputs are sampled continuously with a slower sampling speed. The mode is described in a special chapter about ABA mode option.
SPC_REC_STD_SEGSTATS	10000h	M4i/M4x.2xxx M4i/M4x.44xx DN2/DN6.2xx DN2/DN6.44x digitizers only	Data acquisition to on-board memory for multiple trigger events, using Block/Segment Statistic Module (FPGA firmware Option).
SPC_REC_STD_AVERAGE	20000h	M4i/M4x.2xxx M4i/M4x.44xx M5i.33xx DN2/DN6.2xx DN2/DN6.44x digitizers only	Data acquisition to on-board memory for multiple trigger events, using Block Average Module (FPGA firm- ware Option).
SPC_REC_STD_BOXCAR	800000h	M4i/M4x.44xx DN2/DN6.44x digitizers only	Enables Boxcar Averaging for standard acquisition. Requires digitizer module with firmware version V29 or newer.
SPC_REC_FIFO_SINGLE	10h	all cards	Continuous data acquisition for one single trigger event. The on-board memory is used completely as FIFO buffer.
SPC_REC_FIFO_MULTI	20h	all cards	Continuous data acquisition for multiple trigger events.
SPC_REC_FIFO_GATE	40h	all M2p and M4i digitizers and NETBOXes	Continuous data acquisition using an external gate signal.
SPC_REC_FIFO_ABA	80h	all M2p and M4i digitizers and NETBOXes	Continuous data acquisition for multiple trigger events together with continuous data acquisition with a slower sampling clock.
SPC_REC_FIFO_SEGSTATS	100000h	M4i/M4x.2xxx M4i/M4x.44xx DN2/DN6.2xx DN2/DN6.44x digitizers only	Enables Block/Segment Statistic for FIFO acquisition (FPGA firmware Option).
SPC_REC_FIFO_AVERAGE	200000h	M4i/M4x.2xxx M4i/M4x.44xx M5i.33xx DN2/DN6.2xx DN2/DN6.44x digitizers only	Enables Block Averaging for FIFO acquisition (FPGA firmware Option).
SPC_REC_FIFO_BOXCAR	1000000h	M4i/M4x.44xx DN2/DN6.44x digitizers only	Enables Boxcar Averaging for FIFO acquisition. Requires digitizer module firmware version V29 or newer.
SPC_REC_FIFO_SINGLE_MONITOR	2000000h	all M2p and M4i digitizers and NETBOXes	Combination of SPC_REC_FIFO_SINGLE mode with additional slower sampling clock data stream for moni- toring purposes (same as A-data of SPC_REC_FIFO_ABA mode).

Commands

The data acquisition/data replay is controlled by the command register. The command register controls the state of the card in general and also the state of the different data transfers. Data transfers are explained in an extra chapter later on.

The commands are split up into two types of commands: execution commands that fulfill a job and wait commands that will wait for the occurrence of an interrupt. Again the commands register is organized as a bitmap allowing you to set several commands together with one call. As not all of the command combinations make sense (like the combination of reset and start at the same time) the driver will check the given command and return an error code ERR_SEQUENCE if one of the given commands is not allowed in the current state.

Table 55: Spectrum API: card command register and different commands with descriptions

Register	Value	Direction	Description
SPC_M2CMD	100	write only	Executes a command for the card or data transfer.

Card execution commands

M2CMD_CARD_RESET	1h	Performs a hard and software reset of the card as explained further above.
M2CMD_CARD_WRITESETUP	2h	Writes the current setup to the card without starting the hardware. This command may be useful if changing some internal settings like clock frequency and enabling outputs.
M2CMD_CARD_START	4h	Starts the card with all selected settings. This command automatically writes all settings to the card if any of the set- tings has been changed since the last one was written. After card has been started, only some of the settings might be changed while the card is running, such as e.g. output level and offset for D/A replay cards.
M2CMD_CARD_ENABLETRIGGER	8h	The trigger detection is enabled. This command can be either sent together with the start command to enable trigger immediately or in a second call after some external hardware has been started.
M2CMD_CARD_FORCETRIGGER	10h	This command forces a trigger even if none has been detected so far. Sending this command together with the start command is similar to using the software trigger.
M2CMD_CARD_DISABLETRIGGER	20h	The trigger detection is disabled. All further trigger events are ignored until the trigger detection is again enabled. When starting the card the trigger detection is started disabled.
M2CMD_CARD_STOP	40h	Stops the current run of the card. If the card is not running this command has no effect.

Card wait commands

These commands do not return until either the defined state has been reached which is signaled by an interrupt from the card or the timeout counter has expired. If the state has been reached the command returns with an ERR_OK. If a timeout occurs the command returns with ERR_TIMEOUT. If the card has been stopped from a second thread with a stop or reset command, the wait function returns with ERR_ABORT.

M2CMD_CARD_WAITPREFULL	1000h	Acquisition modes only: the command waits until the pretrigger area has once been filled with data. After pretrigger area has been filled the internal trigger engine starts to look for trigger events if the trigger detection has been enabled.
M2CMD_CARD_WAITTRIGGER	2000h	Waits until the first trigger event has been detected by the card. If using a mode with multiple trigger events like Multi- ple Recording or Gated Sampling there only the first trigger detection will generate an interrupt for this wait com- mand.
M2CMD_CARD_WAITREADY	4000h	Waits until the card has completed the current run. In an acquisition mode receiving this command means that all data has been acquired. In a generation mode receiving this command means that the output has stopped.

Wait command timeout

If the state for which one of the wait commands is waiting isn't reached any of the wait commands will either wait forever if no timeout is defined or it will return automatically with an ERR_TIMEOUT if the specified timeout has expired.

Table 56: Spectrum API: timeout definition register

Register	Value	Direction	Description
SPC_TIMEOUT	295130	read/write	Defines the timeout for any following wait command in a millisecond resolution. Writing a zero to this register disables the timeout.

As a default the timeout is disabled. After defining a timeout this is valid for all following wait commands until the timeout is disabled again by writing a zero to this register.

A timeout occurring should not be considered as an error. It did not change anything on the board status. The board is still running and will complete normally. You may use the timeout to abort the run after a certain time if no trigger has occurred. In that case a stop command is necessary after receiving the timeout. It is also possible to use the timeout to update the user interface frequently and simply call the wait function afterwards again.

Example for card control:

```
// card is started and trigger detection is enabled immediately
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER);
// we wait a maximum of 1 second for a trigger detection. In case of timeout we force the trigger
spcm_dwSetParam_i32 (hDrv, SPC_TIMEOUT, 1000);
if (spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_WAITTRIGGER) == ERR_TIMEOUT)
    {
        printf ("No trigger detected so far, we force a trigger now!\n");
        spcm_dwSetParam (hdrv, SPC_M2CMD, M2CMD_CARD_FORCETRIGGER);
     }
// we disable the timeout and wait for the end of the run
spcm_dwSetParam_i32 (hDrv, SPC_TIMEOUT, 0);
spcm_dwSetParam_i32 (hDrv, SPC_TIMEOUT, 0);
printf ("Card has stopped now!\n");
```

Card Status

In addition to the wait for an interrupt mechanism or completely instead of it one may also read out the current card status by reading the SPC_M2STATUS register. The status register is organized as a bitmap, so that multiple bits can be set, showing the status of the card and also of the different data transfers.

Table 57: Spectrum API: card status register and possible status values with descriptions of the status

Register	Value	Direction	Description
SPC_M2STATUS	110	read only	Reads out the current status information

M2STAT_CARD_PRETRIGGER	1h	Acquisition modes only: the first pretrigger area has been filled. In Multi/ABA/Gated acquisition this status is set only for the first segment and will be cleared at the end of the acquisition.
M2STAT_CARD_TRIGGER	2h	The first trigger has been detected.
M2STAT_CARD_READY	4h	The card has finished its run and is ready.
M2STAT_CARD_SEGMENT_PRETRG	8h	This flag will be set for each completed pretrigger area including the first one of a Single acquisition. Additionally for a Multi/ABA/Gated acquisition of M4i/M4x/M2p only, this flag will be set when the pretrigger area of a segment has been filled and will be cleared after the trigger for a segment has been detected.

Acquisition cards status overview

The following drawing gives you an overview of the card commands and card status information. After start of card with M2CMD_-CARD_START the card is acquiring pretrigger data until one time complete pretrigger data has been acquired. Then the status bit M2STAT_-CARD_PRETRIGGER is set. Either the trigger has been enabled together with the start command or the card now waits for trigger enable command M2CMD_CARD_ENABLETRIGGER. After receiving this command the trigger engine is enabled and card checks for a trigger event. As soon as the trigger event is received the status bit M2STAT_CARD_TRIGGER is set and the card acquires the programmed posttrigger data. After all post trigger data has been acquired the status bit M2STAT_CARD_READY is set and data can be read out:




Image 49: Acquisition cards: graphical overview of acquisition status and card command interaction

Generation card status overview

This drawing gives an overview of the card commands and status information for a simple generation mode. After start of card with the M2CMD_CARD_START the card is armed and waiting. Either the trigger has been enabled together with the start command or the card now waits for trigger enable command M2CMD_CARD_ENABLETRIGGER. After receiving this command the trigger engine is enabled and card checks for a trigger event. As soon as the trigger event is received the status bit M2STAT_CARD_TRIGGER is set and the card starts with the data replay. After replay has been finished - depending on the programmed mode - the status bit M2STAT_CARD_READY is set and the card stops.




Image 50: Generation cards: graphical overview of generation status and card command interaction

Data Transfer

Data transfer consists of two parts: the buffer definition and the commands/status information that controls the transfer itself. Data transfer shares the command and status register with the card control commands and status information. In general the following details on the data transfer are valid for any data transfer in any direction:

- The memory size register (SPC_MEMSIZE) must be programmed before starting the data transfer.
- When the hardware buffer is adjusted from its default (see "Output latency" section later in this manual), this must be done before defining the transfer buffers in the next step via the spcm_dwDefTransfer function.
- Before starting a data transfer the buffer must be defined using the spcm_dwDefTransfer function.
- Each defined buffer is only used once. After transfer has ended the buffer is automatically invalidated.
- If a buffer has to be deleted although the data transfer is in progress or the buffer has at least been defined it is necessary to call the spcm_dwInvalidateBuf function.

Definition of the transfer buffer

Before any data transfer can start it is necessary to define the transfer buffer with all its details. The definition of the buffer is done with the spcm_dwDefTransfer function as explained in an earlier chapter.

uint32 _stdcall spcm_dwDefTransfer_	i64 (// Defines the transfer buffer by using 64 bit unsigned integer values
drv handle hDevice,	// handle to an already opened device
uint32 dwBufType,	// type of the buffer to define as listed below under SPCM_BUF_XXXX
uint32 dwDirection,	<pre>// the transfer direction as defined below</pre>
uint32 dwNotifySize,	<pre>// number of bytes after which an event is sent (0=end of transfer)</pre>
void* pvDataBuffer,	// pointer to the data buffer
uint64 qwBrdOffs,	// offset for transfer in board memory
uint64 qwTransferLen);	// buffer length

This function is used to define buffers for standard sample data transfer as well as for extra data transfer for additional ABA or timestamp information. Therefore the <u>dwBufType</u> parameter can be one of the following:

SPCM_BUF_DATA	1000	Buffer is used for transfer of standard sample data		
SPCM_BUF_ABA	2000	Buffer is used to read out slow ABA data. Details on this mode are described in the chapter about the ABA mode option		
SPCM_BUF_TIMESTAMP	3000	Buffer is used to read out timestamp information. Details on this mode are described in the chapter about the timestamp option.		

The <u>dwDirection</u> parameter defines the direction of the following data transfer:

SPCM_DIR_PCTOCARD	0	Transfer is done from PC memory to on-board memory of card			
SPCM_DIR_CARDTOPC	1	Transfer is done from card on-board memory to PC memory.			
SPCM_DIR_CARDTOGPU	2	RDMA transfer from card memory to GPU memory, SCAPP option needed, Linux only			
SPCM_DIR_GPUTOCARD	3	RDMA transfer from GPU memory to card memory, SCAPP option needed, Linux only			

The direction information used here must match the currently used mode. While an acquisition mode is used there's no transfer from PC to card allowed and vice versa. It is possible to use a special memory test mode to come beyond this limit. Set the SPC_MEMTEST register as defined further below.

The <u>dwNotifySize</u> parameter defines the amount of bytes after which an interrupt should be generated. If leaving this parameter zero, the transfer will run until all data is transferred and then generate an interrupt. Filling in notify size > zero will allow you to use the amount of data that has been transferred so far. The notify size is used on FIFO mode to implement a buffer handshake with the driver or when transferring large amount of data where it may be of interest to start data processing while data transfer is still running. Please see the chapter on handling positions further below for details.

M2i, M3i, M4i, M4x and M2p cards:

The Notify size sticks to the page size which is defined by the PC hardware and the operating system. Therefore the notify size must be a multiple of 4 kByte. For main data transfer it may also be a fraction of 4k in the range of 16, 32, 64, 128, 256, 512, 1k or 2k. No other values are allowed. For ABA and timestamp the notify size can be 2k as a minimum. If you need to work with ABA or timestamp data in smaller chunks please use the polling mode as described later.

<u>M5i:</u>

The Notify size sticks to the page size which is defined by the PC hardware and the operating system. Therefore the notify size must be a multiple of 4 kByte. For main data transfer it may also be a fraction of 4k in the range of 64, 128, 256, 512, 1k or 2k. No other values are allowed. For timestamp the notify size can be 2k as a minimum. If you need to work with timestamp data in smaller chunks please use the polling mode as described later.

The <u>pvDataBuffer</u> must point to an allocated data buffer for the transfer. Please be sure to have at least the amount of memory allocated that you program to be transferred. If the transfer is going from card to PC this data is overwritten with the current content of the card on-board memory.

The pvDataBuffer needs to be aligned to a page size (4096 bytes). Please use appropriate software commands when allocating the data buffer. Using a non-aligned buffer may result in data corruption.

When not doing FIFO mode one can also use the <u>awBrdOffs</u> parameter. This parameter defines the starting position for the data transfer as byte value in relation to the beginning of the card memory. Using this parameter allows it to split up data transfer in smaller chunks if one has acquired a very large on-board memory.

The <u>awTransferLen</u> parameter defines the number of bytes that has to be transferred with this buffer. Please be sure that the allocated memory has at least the size that is defined in this parameter. In standard mode this parameter cannot be larger than the amount of data defined with memory size.

M5i cards only: On M5i cards the qwTransferLen parameter needs to be an integer multiple of 64 bytes.



Memory test mode

In some cases it might be of interest to transfer data in the opposite direction. Therefore a special memory test mode is available which allows random read and write access of the complete on-board memory. While memory test mode is activated no normal card commands are processed:

Table 58: Spectrum API: memory test register

Register	Value	Direction	Description
SPC_MEMTEST	200700		Writing a 1 activates the memory test mode, no commands are then processed. Writing a 0 deactivates the memory test mode again.

Invalidation of the transfer buffer

The command can be used to invalidate an already defined buffer if the buffer is about to be deleted by user. This function is automatically called if a new buffer is defined or if the transfer of a buffer has completed

uint32 _stdcall spcm_dwInvalidateB	uf (// invalidate the transfer buffer
drv_handle hDevice,	// handle to an already opened device
uint32 dwBufType);	<pre>// type of the buffer to invalidate as listed above under SPCM_BUF_XXXX</pre>

The <u>dwBufType</u> parameter need to be the same parameter for which the buffer has been defined:

SPCM_BUF_DATA	1000	Buffer is used for transfer of standard sample data		
SPCM_BUF_ABA	2000	Buffer is used to read out slow ABA data. Details on this mode are described in the chapter about the ABA mode option. The ABA mode is only available on analog acquisition cards.		
SPCM_BUF_TIMESTAMP	3000	Buffer is used to read out timestamp information. Details on this mode are described in the chapter about the times- tamp option. The timestamp mode is only available on analog or digital acquisition cards.		

Commands and Status information for data transfer buffers.

As explained above the data transfer is performed with the same command and status registers like the card control. It is possible to send commands for card control and data transfer at the same time as shown in the examples further below.

Table 59: Spectrum API: Command register and commands for DMA transfers

Register	r	Value	Direction	Description
SPC_M20	CMD	100	write only	Executes a command for the card or data transfer
	M2CMD_DATA_STARTDMA	10000h	Starts the DMA transfer for an already defined buffer. In acquisition mode it may be that the card hasn't received a trigger yet, in that case the transfer start is delayed until the card receives the trigger event	
	M2CMD_DATA_WAITDMA	20000h	Waits until the data transfer has ended or until at least the amount of bytes defined by notify size are available. T wait function also takes the timeout parameter described above into account.	
	M2CMD_DATA_STOPDMA	40000h	Stops a running DMA transfer. Data is invalid afterwards.	

The data transfer can generate one of the following status information:

Table 60: Spectrum API: status register and status codes for DMA data transfer

Register	•	Value	Direction	Description
SPC_M2S	STATUS	110	read only	Reads out the current status information
	M2STAT_DATA_BLOCKREADY	100h	The next data block as defined in the notify size is available. It is at least the amount of data available but it also can be more data.	
	M2STAT_DATA_END	200h	The data transfer has completed. This status information will only occur if the notify size is set to zero.	
	M2STAT_DATA_OVERRUN	400h	The data transfer had on overrun (acquisition) or underrun (replay) while doing FIFO transfer.	
	M2STAT_DATA_ERROR	800h	An internal error occurred while doing data transfer.	

Example of data transfer

```
void* pvData = pvAllocMemPageAligned (1024);
// transfer data from PC memory to card memory (on replay cards) ...
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_PCTOCARD, 0, pvData, 0, 1024);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
// ... or transfer data from card memory to PC memory (acquisition cards)
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 0, pvData, 0, 1024);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
// explicitely stop DMA tranfer prior to invalidating buffer
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STOPDMA);
spcm_dwInvalidateBuf (hDrv, SPCM_BUF_DATA);
vFreeMemPageAligned (pvData, 1024);
```

To keep the example simple it does no error checking. Please be sure to check for errors if using these command in real world programs!

Users should take care to explicitly send the M2CMD_DATA_STOPDMA command prior to invalidating the buffer, to avoid crashes due to race conditions when using higher-latency data transportation layers, such as to remote Ethernet devices.



Standard Single acquisition mode

The standard single mode is the easiest and mostly used mode to acquire analog data with a Spectrum acquisition card. In standard single recording mode the card is working totally independent from the PC, after the card setup is done. The advantage of the Spectrum boards is that regardless to the system usage the card will sample with equidistant time intervals.

The sampled and converted data is stored in the on-board memory and is held there for being read out after the acquisition. This mode allows sampling at very high conversion rates without the need to transfer the data into the memory of the host system at high speed. After the recording is done, the data can be read out by the user and is transferred via the bus into PC memory.

This standard recording mode is the most common mode for all analog and digital acquisition and oscilloscope boards. The data is written to a programmed amount of the on-board memory (memsize). That part of memory is used as a ring buffer, and recording is done continuously until a trigger event is detected. After the trigger event, a certain programmable amount of data is recorded (post trigger) and then the recording finishes. Due to the continuous ring buffer recording, there are also samples prior to the trigger event in the memory (pretrigger).




Image 51: standard acquisition mode and pretrigger/posttrigger/trigger relation

When the card is started the pre trigger area is filled up with data first. While doing this the board's trigger detection is not armed. If you use a huge pre trigger size and a slow sample rate it can take some time after starting the board before a trigger event will be detected.

Card mode

The card mode has to be set to the correct mode SPC_REC_STD_SINGLE.

Table 61: Spectrum API: card mode register and standard single mode setup

Register	r	Value	Direction	Description
SPC_CA	RDMODE	9500	read/write	Defines the used operating mode, a read command will return the currently used mode.
	SPC_REC_STD_SINGLE	1h	Data acquisition to on-board memory for one single trigger event.	

Memory, Pre- and Posttrigger

At first you have to define, how many samples are to be recorded at all and how many of them should be acquired after the trigger event has been detected.

Register	Value	Direction	Description
SPC_MEMSIZE	10000	read/write	Sets the memory size in samples per channel.
SPC_POSTTRIGGER	10100	read/write	Sets the number of samples to be recorded per channel after the trigger event has been detected.

You can access these settings by the register SPC_MEMSIZE, which sets the total amount of data that is recorded, and the register SPC_POST-TRIGGER, that defines the number of samples to be recorded after the trigger event has been detected. The size of the pretrigger results on the simple formula:

pretrigger = memsize - posttrigger

The maximum memsize that can be use for recording is of course limited by the installed amount of memory and by the number of channels to be recorded. Please have a look at the topic "Limits of pre, post memsize, loops" later in this chapter.

Example

The following example shows a simple standard single mode data acquisition setup with the read out of data afterwards. To keep this example simple there is no error checking implemented.

```
int32 lMemsize = 16384; // recording length is set to 16 kSamples
spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNEL0); // only one channel activated
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_SINGLE); // set the standard single recording mode
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, lMemsize); // recording length
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 8192); // samples to acquire after trigger = 8k
// now we start the acquisition and wait for the interrupt that signalizes the end
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_CARD_WAITREADY);
void* pvData = pvAllocMemPageAligned (2 * lMemsize); // assuming 2 bytes per sample
// read out the data
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD_M2CMD_DATA, SPCM_DIR_CARDTOPC , 0, pvData, 0, 2 * lMemsize);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
```

-

FIFO Single acquisition mode

The FIFO single mode does a continuous data acquisition using the on-board memory as a FIFO buffer and transferring data continuously to PC memory. One can make on-line calculations with the acquired data, store the data continuously to disk for later use or even have a data logger functionality with on-line data display.

Card mode

The card mode has to be set to the correct mode SPC_REC_FIFO_SINGLE.

Table 63: Spectrum API: card mode register and standard FIFO mode setup

Register	r	Value	Direction	Description
SPC_CA	RDMODE	9500	read/write	Defines the used operating mode, a read command will return the currently used mode.
	SPC_REC_FIFO_SINGLE	10h	Continuous data acquisition to PC memory. Complete on-board memory is used as FIFO buffer.	

Length and Pretrigger

Even in FIFO mode it is possible to program a pretrigger area. In general FIFO mode can run forever until it is stopped by an explicit user command or one can program the total length of the transfer by two counters Loop and Segment size

Table 64: Spectrum API: setup registers for standard FIFO mode

Register	Value	Direction	Description
SPC_PRETRIGGER	10030	read/write	Programs the number of samples to be acquired before the trigger event detection
SPC_SEGMENTSIZE	10010	read/write	Length of segments to acquire.
SPC_LOOPS	10020	read/write	Number of segments to acquire in total. If set to zero the FIFO mode will run continuously until it is stopped by the user.

The total amount of samples per channel that is acquired can be calculated by [SPC_LOOPS * SPC_SEGMENTSIZE]. Please stick to the below mentioned limitations of the registers.

Difference to standard single acquisition mode

The standard modes and the FIFO modes differ not very much from the programming side. In fact one can even use the FIFO mode to get the same behavior like the standard mode. The buffer handling that is shown in the next chapter is the same for both modes.

Pretrigger

When doing standard single acquisition memory is used as a circular buffer and the pre trigger can be up to the [installed memory] - [minimum post trigger]. Compared to this the pre trigger in FIFO mode is limited by a special pre trigger FIFO and hence considerably shorter.

Length of acquisition.

In standard mode the acquisition length is defined before the start and is limited to the installed on-board memory whilst in FIFO mode the acquisition length can either be defined or it can run continuously until user stops it.

Example FIFO acquisition

The following example shows a simple FIFO single mode data acquisition setup with the read out of data afterwards. To keep this example simple there is no error checking implemented.

```
spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNEL0);
                                                                                                   // only one channel activated
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_FIFO_SINGLE);
spcm_dwSetParam_i64 (hDrv, SPC_PRETRIGGER, 1024);
                                                                                                  // set the FIFO single recording mode
// 1 kSample of data before trigger
// in FIFO mode we need to define the buffer before starting the transfer
void* pvData = pvAllocMemPageAligned (llBufsizeInSamples * 2);
                                                                                                  // 2 bytes per sample
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 4096,
pvData, 0, 2 * llBufsizeInSamples);
// now we start the acquisition and wait for the first block
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER);
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
   we acquire data in a loop. As we defined a notify size of 4k we'll get the data in >=4k chuncks
llTotalBytes = 0;
while (!dwError)
     spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_LEN, &llAvailBytes); // read out the available bytes
     llTotalBytes += llAvailBytes;
     // here is the right position to do something with the data (printf is limited to 32 bit variables)
printf ("Currently Available: %lld, total: %lld\n", llAvailBytes, llTotalBytes);
     // now we free the number of bytes and wait for the next buffer
     spcm_dwSetParam_i64 (hDrv, SPC_DATA_AVAIL_CARD_LEN, llAvailBytes);
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_WAITDMA);
```

Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind that each sample needs 2 bytes of memory to be stored. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory

Activated	Used		Memory size			Pre trigger	_		Post trigger			Segment siz			Loops	
Channels	Mode		SPC_MEMSIZ			SPC_PRETRIGGE						SEGMENT			SPC_LOOP	
		Min	Max	Step	Min	Max	Step		Max	Step	Min	Max	Step	Min	Max	Step
1 Ch	Standard Single	32	Mem	16	16	Mem - 16	16	16	8G - 16	16		not used			not used	
						ned by mem and	<u> </u>						r			
	Standard Multi/ABA	32	Mem	16	16	8k	16	16	Mem/2-16		32	Mem/2	16		not used	
						ed by segment ar		•	d by max pret	00 /						
	Standard Gate	32	Mem	16	16	8k	16	16	Mem-16	16		not used			not used	
	Standard Average				F	or the limits in th	is mode	please r	efer to the dec	licated a	chapter i	n this manue	al.			
	FIFO Single		not used		16	8k	16		not used		32	8G - 16	16	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		16	8k	16	16	8G-16	16	32	pre+post	16	(∞) 0	4G - 1	1
					(define	ed by segment ar	nd post)	(Limite	d by max pret	rigger)						
	FIFO Gate		not used		16	8k	16	16	8G - 16	16		not used		(∞) O	4G - 1	1
	FIFO Average				F	or the limits in th	is mode	please r	efer to the dec	licated a	hapter in this manual.					
2 Ch	Standard Single	32	Mem/2	16	16	Mem/2 - 16	16	16	8G - 16	16		not used			not used	
	-				(defi	ned by mem and	post)									
	Standard Multi/ABA	32	Mem/2	16	16	8k	16	16	Mem/4-16	16	32	Mem/4	16		not used	
					(define	d by segment ar	nd post)	(Limite	d by max pret	rigger)						
	Standard Gate	32	Mem/2	16	16	8k	16	16	Mem/2-16	16		not used			not used	
	Standard Average				F	or the limits in th	is mode	please r	efer to the dec	licated a	hapter i	n this manu	al.			
	FIFO Single		not used		16	8k	16		not used		32	8G - 16	16	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		16	8k	16	16	8G-16	16	32	pre+post	16	0 (∞)	4G - 1	1
					(define	ed by segment ar		(Limite	d by max pret	rigger)		P P		- ()		-
	FIFO Gate		not used		16	8k	16	16	8G - 16	16		not used	1	0 (∞)	4G - 1	1
	FIFO Average				F	or the limits in th	is mode	please r		licated a	hapter i		al	- ()		
4 Ch	Standard Single	32	Mem/4	16	16	Mem/4 - 16	16	16	8G - 16	16		not used		I	not used	
	olaridala oliigio	•2	////			ned by mem and			00 10							
	Standard Multi/ABA	32	Mem/4	16	16	8k	16	16	Mem/8-16	16	32	Mem/8	16		not used	
		52	Mem/ 4	10		d by segment ar			d by max pret		52	Avienity o	10		1101 0360	
	Standard Gate	32 Mem/4 16		16	8k	16	16	Mem/4-16	16		not used	1		not used		
	Standard Average	52	1110111/4	10		or the limits in th					hanter i		-1		101 0380	
	FIFO Single		not used		16	8k	16	pieuse I	not used	iculed (32	8G - 16		0 (∞)	4G - 1	1
	The Single		nor used 10			UK	10	not used			52	00-10	10		40-1	1

Table 65: Spectrum API: Limits of pre trigger, post trigger and memory size

Table 65: Spectrum API: Limits of pre trigger, post trigger and memory size

Activated Channels	Used Mode	Memory size SPC_MEMSIZE			Pre trigger SPC_PRETRIGGER			SP	Post trigger C_POSTTRIGG	SER		Segment size _SEGMENT		Loops SPC_LOOPS		
		Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step
	FIFO Multi/ABA		not used			8k	16	16	8G-16	16	32	pre+post	16	(∞) 0	4G - 1	1
					(defined by segment and post)			(Limited by max pretrigger)								
	FIFO Gate	not used			16	8k	16	16	8G - 16	16		not used			4G - 1	1
	FIFO Average		For the limits in this mode please refer to the dedicated chapter in this manual.													

All figures listed here are given in samples. An entry of [8G - 16] means [8 GSamples - 16] = 8,589,934,576 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

	Installed Memory
	2 GSample
Mem	2 GSample
Mem / 2	1 GSample
Mem / 4	512 MSample
Mem / 8	256 MSample

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values is programmed depends on the used mode. Please read the detailed documentation of the mode.

Buffer handling

To handle the huge amount of data that can possibly be acquired with the M5i/M4i/M4x/M2p series cards, there is a very reliable two step buffer strategy set up. The on-board memory of the card can be completely used as a real FIFO buffer. In addition a part of the PC memory can be used as an additional software buffer. Transfer between hardware FIFO and software buffer is performed interrupt driven and automatically by the driver to get best performance. The following drawing will give you an overview of the structure of the data transfer handling:




Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine

Although an M4i is shown here, this applies to M5i, M4x and M2p cards as well. A data buffer handshake is implemented in the driver which allows to run the card in different data transfer modes. The software transfer buffer is handled as one large buffer which is on the one side controlled by the driver and filled automatically by busmaster DMA from/to the hardware FIFO buffer and on the other hand it is handled by the user who set's parts of this software buffer available for the driver for further transfer. The handshake is fulfilled with the following 3 software registers:

Table 66: Spectrum API: registers for DMA buffer handling

Register	Value	Direction	Description
SPC_DATA_AVAIL_USER_LEN	200	read	Returns the number of currently to the user available bytes inside a sample data transfer.
SPC_DATA_AVAIL_USER_POS	201	read	Returns the position as byte index where the currently available data samples start.
SPC_DATA_AVAIL_CARD_LEN	202	write	Writes the number of bytes that the card can now use for sample data transfer again

Internally the card handles two counters, a user counter and a card counter. Depending on the transfer direction the software registers have slightly different meanings:

Transfer direction	Register	Direction	Description
Write to card	SPC_DATA_AVAIL_USER_LEN	read	This register contains the currently available number of bytes that are free to write new data to the card. The user can now fill this amount of bytes with new data to be transferred.
	SPC_DATA_AVAIL_CARD_LEN	write	After filling an amount of the buffer with new data to transfer to card, the user tells the driver with this register that the amount of data is now ready to transfer.
Read from card	SPC_DATA_AVAIL_USER_LEN	read	This register contains the currently available number of bytes that are filled with newly transferred data. The user can now use this data for own purposes, copy it, write it to disk or start calculations with this data.
	SPC_DATA_AVAIL_CARD_LEN	write	After finishing the job with the new available data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.
Any direction	SPC_DATA_AVAIL_USER_POS	read	The register holds the current byte index position where the available bytes start. The register is just intended to help you and to avoid own position calculation
Any direction	SPC_FILLSIZEPROMILLE	read	The register holds the current fill size of the on-board memory (FIFO buffer) in promille (1/1000) of the full on-board memory. Please note that the hardware reports the fill size only in 1/16 parts of the full memory. The reported fill size is therefore only shown in 1000/16 = 63 promille steps.

Table 67: Spectrum API: content of DMA buffer handling registers for different use cases

Directly after start of transfer the SPC_DATA_AVAIL_USER_LEN is every time zero as no data is available for the user and the SPC_DATA_AVAIL_CARD_LEN is every time identical to the length of the defined buffer as the complete buffer is available for the card for transfer.

The counter that is holding the user buffer available bytes (SPC_DATA_AVAIL_USER_LEN) is related to the notify size at the DefTransfer call. Even when less bytes already have been transferred you won't get notice of it in case the notify size is programmed to a higher value.

<u>Remarks</u>

- The transfer between hardware FIFO buffer and application buffer is done with scatter-gather DMA using a busmaster DMA controller located on the card. Even if the PC is busy with other jobs data is still transferred until the application data buffer is completely used.
- Even if application data buffer is completely used there's still the hardware FIFO buffer that can hold data until the complete on-board memory is used. Therefore a larger on-board memory will make the transfer more reliable against any PC dead times.
- As you see in the above picture data is directly transferred between application data buffer and on-board memory. Therefore it is absolutely critical to delete the application data buffer without stopping any DMA transfers that are running actually. It is also absolutely critical to define the application data buffer with an unmatching length as DMA can than try to access memory outside the application data area.
- As shown in the drawing above the DMA control will announce new data to the application by sending an event. Waiting for an event is
 done internally inside the driver if the application calls one of the wait functions. Waiting for an event does not consume any CPU time
 and is therefore highly desirable if other threads do a lot of calculation work. However it is not necessary to use the wait functions and
 one can simply request the current status whenever the program has time to do so. When using this polling mode the announced available bytes still stick to the defined notify size!
- If the on-board FIFO buffer has an overrun (card to PC) or an underrun (PC to card) data transfer is stopped. However in case of transfer from card to PC there is still a lot of data in the on-board memory. Therefore the data transfer will continue until all data has been transferred although the status information already shows an overrun.
- For very small notify sizes, getting best bus transfer performance could be improved by using a "continuous buffer". This mode is explained in the appendix in greater detail.

M2i, M3i, M4i, M4x and M2p cards:

The Notify size sticks to the page size which is defined by the PC hardware and the operating system. Therefore the notify size must be a multiple of 4 kByte. For main data transfer it may also be a fraction of 4k in the range of 16, 32, 64, 128, 256, 512, 1k or 2k. No other values are allowed. For ABA and timestamp the notify size can be 2k as a minimum. If you need to work with ABA or timestamp data in smaller chunks please use the polling mode as described later.

<u>M5i:</u>

The Notify size sticks to the page size which is defined by the PC hardware and the operating system. Therefore the notify size must be a multiple of 4 kByte. For main data transfer it may also be a fraction of 4k in the range of 64, 128, 256, 512, 1k or 2k. No other values are allowed. For timestamp the notify size can be 2k as a minimum. If you need to work with timestamp data in smaller chunks please use the polling mode as described later.

The following graphs will show the current buffer positions in different states of the transfer. The drawings have been made for the transfer from card to PC. However all the block handling is similar for the opposite direction, just the empty and the filled parts of the buffer are inverted.

Step 1: Buffer definition

Directly after buffer definition the complete buffer is empty (card to PC) or completely filled (PC to card). In our example we have a notify size which is 1/4 of complete buffer memory to keep the example simple. In real world use it is recommended to set the notify size to a smaller stepsize.

	empty Buffer	
Notify Size		
USER_POS		

Step 2: Start and first data available

In between we have started the transfer and have waited for the first data to be available for the user. When there is at least one block of notify size in the memory we get an interrupt and can proceed with the data. Any data that already was transferred is announced. The USER_POS is still zero as we are right at the beginning of the complete transfer.

Step 3: set the first data available for card

Now the data can be processed. If transfer is going from card to PC that may be storing to hard disk or calculation of any figures. If transfer is going from PC to card that means we have to fill the available buffer again with data. After the amount of data that has been processed by the user application we set it available for the card and for the next step.

Step 4: next data available

After reaching the next border of the notify size we get the next part of the data buffer to be available. In our example at the time when reading the USER_LEN even some more data is already available. The user position will now be at the position of the previous set CARD_LEN.

Step 5: set data available again

Again after processing the data we set it free for the card use. In our example we now make something else and don't react to the interrupt for a longer time. In the background the buffer is filled with more data.


Step 6: roll over the end of buffer

Now nearly the complete buffer is filled. Please keep in mind that our current user position is still at the end of the data part that we processed and marked in step 4 and step 5. Therefore the data to process now is split in two parts. Part 1 is at the end of the buffer while part 2 is starting with address 0.

Step 7: set the rest of the buffer available

Feel free to process the complete data or just the part 1 until the end of the buffer as we do in this example. If you decide to process complete buffer please keep in mind the roll over at the end of the buffer.

This buffer handling can now continue endless as long as we manage to set the data available for the card fast enough. The USER_POS and USER_LEN for step 8 would now look exactly as the buffer shown in step 2.





USER_LEN USER_POS






CARD_LEN

Buffer handling example for transfer from card to PC (Data acquisition)

```
int8* pcData = (int8*) pvAllocMemPageAligned (llBufferSizeInBytes);
// we now define the transfer buffer with the minimum notify size of one page = 4 kByte
spcm dwDefTransfer i64 (hDrv, SPCM BUF DATA, SPCM DIR CARDTOPC , 4096, (void*) pcData, 0, llBufferSizeInBytes);
// we start the DMA transfer
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA);
do
    if (!dwError)
        // we wait for the next data to be available. Afte this call we get at least 4k of data to proceed
        dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_WAITDMA);
        // if there was no error we can proceed and read out the available bytes that are free again
spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_LEN, &llAvailBytes);
spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_POS, &llBytePos);
        printf ("We now have %11d new bytes available\n", llAvailBytes);
        printf ("The available data starts at position %lld\n", llBytesPos);
        // our do function gets a pointer to the start of the available data section and the length
        vDoSomething (&pcData[llBytesPos], llAvailBytes);
        // the buffer section is now immediately set available for the card
spcm_dwSetParam_i64 (hDrv, SPC_DATA_AVAIL_CARD_LEN, llAvailBytes);
while (!dwError); // we loop forever if no error occurs
```

Buffer handling example for transfer from PC to card (Data generation)



Please keep in mind that you are using a continuous buffer writing/reading that will start again at the zero position if the buffer length is reached. However the DATA_AVAIL_USER_LEN register will give you the complete amount of available bytes even if one part of the free area is at the end of the buffer and the second half at the beginning of the buffer.



Data organization

Data is organized in a multiplexed way in the transfer buffer. If using 2 channels data of first activated channel comes first, then data of second channel.

Table 68: M4i and M4x cards data organization

Activated Channels	Ch0	Ch1	Ch2	Ch3	Sampl	es orde	ring in l	ouffer m	emory s	starting	with dat	a offset	zero								
1 channel	Х				A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16
1 channel		Х			BO	B1	B2	В3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13	B14	B15	B16
1 channel			Х		C0	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1 channel				Х	DO	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	D16
2 channels	Х	Х			A0	BO	A1	B1	A2	B2	A3	B3	A4	B4	A5	B5	A6	B6	A7	B7	A8
2 channels	Х		Х		A0	C0	A1	C1	A2	C2	A3	C3	A4	C4	A5	C5	A6	C6	A7	C7	A8
2 channels	Х			х	A0	DO	A1	D1	A2	D2	A3	D3	A4	D4	A5	D5	A6	D6	A7	D7	A8
2 channels		Х	Х		BO	C0	B1	C1	B2	C2	ВЗ	C3	B4	C4	B5	C5	B6	C6	B7	C7	B8
2 channels		Х		х	BO	D0	B1	D1	B2	D2	ВЗ	D3	B4	D4	B5	D5	B6	D6	B7	D7	B8
2 channels			Х	Х	C0	DO	C1	D1	C2	D2	C3	D3	C4	D4	C5	D5	C6	D6	C7	D7	C8
4 channels	Х	Х	Х	Х	A0	BO	C0	DO	A1	B1	C1	D1	A2	B2	C2	D2	A3	B3	C3	D3	A4

Activated Channels Ch0 Ch1 Ch2 Ch3 Samples ordering in buffer memory starting with data offset zero

The samples are re-named for better readability. A0 is sample 0 of channel 0, B4 is sample 4 of channel 1, and so on.

Sample format

If the card is using 14 bit A/D samples, they are by default stored in two's complement in the lower 14 bit of the 16 bit data word. 14 bit resolution means that data is ranging from -8192...to...+8191. In standard mode the upper two bits contain the sign extension allowing to directly use the read data as 16 bit integer values. If the card is using 16 bit A/D samples, they are by default stored in two's complement in the 16 bit data word. 16 bit resolution means that data is ranging from -32768...to...+32767. Data is stored in little-endian format, the upper 8 bit come first and the lower 8 bit second:

Table 69: sample format depending on the card model and the activated additional digital inputs

	Stand	dard Mode	Digital inp	outs enabled	Digital inp	uts enabled
			SPCM_XM		SPCM_XMO	DE_DIGIN2BIT
	M4i.445x, M4i.448x	M4i.441x, M4i.442x, M4i.447x	M4i.445x, M4i.448x	M4i.441x, M4i.442x, M4i.447x	M4i.445x, M4i.448x	M4i.441x, M4i.442x, M4i.447x
Data bit	14 bit ADC resolution	16 bit ADC resolution	14 bit ADC resolution	15 bit ADC resolution	14 bit ADC resolution	14 bit ADC resolution
D15	ADx Bit 13 (sign extension)	ADx Bit 15 (MSB)	44x1 (4 Ch) models: Ch3: Digital bit 0 (X0) Ch2: Digital bit 2 (X2) Ch1: Digital bit 1 (X1) Ch0: Digital bit 0 (X0)	44x1 (4 Ch) models: Ch3: Digital bit 0 (X0) Ch2: Digital bit 2 (X2) Ch1: Digital bit 1 (X1) Ch0: Digital bit 0 (X0)	44x1 (4 Ch) models: Ch3: Digital bit 0 (X0) Ch2: Digital bit 2 (X2) Ch1: Digital bit 1 (X1) Ch0: Digital bit 0 (X0)	44x1 (4 Ch) models: Ch3: Digital bit 0 (X0) Ch2: Digital bit 2 (X2) Ch1: Digital bit 1 (X1) Ch0: Digital bit 0 (X0)
			44x0 (2 Ch) models: Ch1: Digital bit 1 (X2) Ch0: Digital bit 0 (X0)	44x0 (2 Ch) models: Ch1: Digital bit 1 (X2) Ch0: Digital bit 0 (X0)	44x0 (2 Ch) models: Ch1: Digital bit 1 (X2) Ch0: Digital bit 0 (X0)	44x0 (2 Ch) models: Ch1: Digital bit 1 (X2) Ch0: Digital bit 0 (X0)
D14	ADx Bit 13 (sign extension)	ADx Bit 14	ADx Bit 13 (sign extension)	ADx Bit 15 (MSB)	44x1 (4 Ch) models: Ch3: Digital bit 1 (X1) Ch2: Digital bit 0 (X0) Ch1: Digital bit 2 (X2) Ch0: Digital bit 1 (X1)	44x1 (4 Ch) models: Ch3: Digital bit 1 (X1) Ch2: Digital bit 0 (X0) Ch1: Digital bit 2 (X2) Ch0: Digital bit 1 (X1)
					44x0 (2 Ch) models: Ch1: Digital bit 1 (X0) Ch0: Digital bit 0 (X1)	44x0 (2 Ch) models: Ch1: Digital bit 1 (X0) Ch0: Digital bit 0 (X1)
D13	ADx Bit 13 (MSB)	ADx Bit 13	ADx Bit 13 (MSB)	ADx Bit 14	ADx Bit 13 (MSB)	ADx Bit 15 (MSB)
D12	ADx Bit 12	ADx Bit 12	ADx Bit 12	ADx Bit 13	ADx Bit 12	ADx Bit 14
D11	ADx Bit 11	ADx Bit 11	ADx Bit 11	ADx Bit 12	ADx Bit 11	ADx Bit 13
D10	ADx Bit 10	ADx Bit 10	ADx Bit 10	ADx Bit 11	ADx Bit 10	ADx Bit 12
D9	ADx Bit 9	ADx Bit 9	ADx Bit 9	ADx Bit 10	ADx Bit 9	ADx Bit 11
D8	ADx Bit 8	ADx Bit 8	ADx Bit 8	ADx Bit 9	ADx Bit 8	ADx Bit 10
D7	ADx Bit 7	ADx Bit 7	ADx Bit 7	ADx Bit 8	ADx Bit 7	ADx Bit 9
D6	ADx Bit 6	ADx Bit 6	ADx Bit 6	ADx Bit 7	ADx Bit 6	ADx Bit 8
D5	ADx Bit 5	ADx Bit 5	ADx Bit 5	ADx Bit 6	ADx Bit 5	ADx Bit 7
D4	ADx Bit 4	ADx Bit 4	ADx Bit 4	ADx Bit 5	ADx Bit 4	ADx Bit 6
D3	ADx Bit 3	ADx Bit 3	ADx Bit 3	ADx Bit 4	ADx Bit 3	ADx Bit 5
D2	ADx Bit 2	ADx Bit 2	ADx Bit 2	ADx Bit 3	ADx Bit 2	ADx Bit 4
D1	ADx Bit 1	ADx Bit 1	ADx Bit 1	ADx Bit 2	ADx Bit 1	ADx Bit 3
D0	ADx Bit O (LSB)	ADx Bit O (LSB)	ADx Bit 0 (LSB)	ADx Bit 1 (LSB)	ADx Bit 0 (LSB)	ADx Bit 2 (LSB)

Converting ADC samples to voltage values

The Spectrum driver also contains a register that holds the value of the decimal value of the full scale representation of the installed ADC. This value should be used when converting ADC values (in LSB) into real-world voltage values, because this register also automatically takes any specialities into account, such as slightly reduced ADC resolution with reserved codes for gain/offset compensation.

Register	Value	Direction	Description					
SPC_MIINST_MAXADCVALUE	1126	read	Contains the decimal code (in LSB) of the ADC full scale value.					

In case of a board that uses an 8 bit ADC that provides the full ADC code (without reserving any bits) the returned value would be 128. The peak value for a ± 1.0 V input range would be 1.0 V (or 1000 mV).

A returned sample value of for example +49 (decimal, two's complement, signed representation) would then convert to:

A returned sample value of for example -55 (decimal) would then convert to:

 $V_{in} = -55 \times \frac{1000 \text{ mV}}{128} = -429.69 \text{ mV}$

 $V_{In} = ADC_{Code} \times \frac{InputRange_{peak}}{ADC_{max}}$

 $V_{in} = 49 \times \frac{1000 \text{ mV}}{128} = 382.81 \text{ mV}$

When converting samples that contain any additional data such as for example additional digital channels or over-range bits, this extra information must be first masked out and a proper sign-extension must be performed, before these values can be used as a signed two's complement value for above formulas.

Applying correction factors when using special clock mode

When using the card in the so called special clock mode (SPC_SPECIALCLOCK) the full-scale ADC input range changes with the selected sample rate. This can be compensated for by additionally multiplying the above calculated voltage values with the proper correction factors. The procedure on how to obtain these factors from the driver is described in the dedicated clock chapter later in this manual.

Enabling hardware sample conversion to offset-binary

The data conversion modes allow the conversion of acquired sample data in on the fly within the firmware from the cards native two's complement representation to the offset binary mode. This feature was implemented beginning with firmware version V45. It is only intended to allow existing applications/data calculation routines relying on such encoding to be re-used. For all other situations the default two's complement signed integer format as described above should be used:

	1	°	v						
Register	r	Value	Direction	Description					
SPC_DATACONVERSION 201400 read/write Defines the data conversion mode.									
SPC_AVA	NILDATACONVERSION	201401	read	ad Read out the available data conversion modes.					
	SPCM_DC_NONE	Oh	The original data format will be used and no hardware data conversion will be done.						
	SPCM_DC_TO_OFFSETBINARY	800h	Allows conversion of RAW 1 samples om two's complement to encoding to offset-binary encoding.						

Table 70: Spectrum API: data conversion registers and valid register settings

The conversion to offset-binary only works on the RAW original samples, as listed in the "Sample format" table above. It cannot be combined with any other data conversion mode ("Mode 8 bit Storage") and also does not work on the output of any other firmware processing feature, such as "Block Average", "Block Statistics", or "Boxcar Average". This conversion also only affects the samples of the main data stream (B-data) when using "ABA mode".


<u>Clock generation</u>

Overview

The Spectrum M4i PCI Express (PCIe) and M4x PXI Express (PXIe) cards offer a wide variety of different clock modes to match all the customers' needs. All of the clock modes are described in detail with programming examples in this chapter.

The figure is showing an overview of the complete engine used on all M4i cards for clock generation.

The purpose of this chapter is to give you a guide to the best matching clock settings for your specific application and needs.



Clock Mode Register

Image 53: M4i/M4x clock section overview

The selection of the different clock modes has to be done by the SPC_CLOCKMODE register. All available modes, can be read out by the help of the SPC_AVAILCLOCKMODES register.

F	Register	Value	Direction	Description
S	SPC_AVAILCLOCKMODES	20201	read	Bitmask, in which all bits of the below mentioned clock modes are set, if available.
S	SPC_CLOCKMODE	20200	read/write	Defines the used clock mode or reads out the actual selected one.
	SPC_CM_INTPLL	1	Enables intern	al programmable high precision Quartz 1 for sample clock generation
	SPC_CM_QUARTZ2	4	Enables option	nal Quartz 2 as reference for sample clock generation
	SPC_CM_EXTREFCLOCK	32	Enables intern	al PLL with external reference for sample clock generation
	SPC CM PXIREFCLOCK	64	M4x cards on	ly: Enables internal PLL with PXIe backplane clock as reference for sample clock generation

Table 71: Spectrum API: clock mode register and available clock modes

The different clock modes and all other related or required register settings are described on the following pages.

The different clock modes

Standard internal sample rate (programmable reference quartz 1)

This is the easiest and most common way to generate a sample rate with no need for additional external clock signals. The sample rate has low jitter and a high accuracy and on cards supporting fine granularity sample rate, this mode also provides a very fine resolution. The Quartz 1 is a high quality software programmable clock device acting as a reference to the internal PLL. The specification is found in the technical data section of this manual.

Quartz2 with PLL (option, M4i cards only)

This optional second Quartz 2 is for special customer needs, either for a special direct sampling clock or as a very precise reference for the PLL. Please feel free to contact Spectrum for your special needs. The Quarz 2 clock footprint can be equipped with a wide variety of clock sources that are available on the market.

External Clock (reference clock)

Any clock can be fed in that matches the specification of the board. The external clock signal can be used to synchronize the board on a system clock or to feed in an exact matching sample rate. The external clock is divided/multiplied using a PLL allowing a wide range of external clock modes.

PXIe Reference Clock (M4x cards only)

The PXIe reference clock is a 100 MHz high-quality differential clock signal with an accuracy of ± 100 ppm or better. This reference clock is located on the PXIe backplane and is routed to every PXIe slot with the same trace length on the mainboard's PCB. PXIe cards from Spectrum are able to use the PXIe reference clock for sampling clock generation. One big advantage of using the reference clock is the fact that all cards that are synchronized to the reference clock are running with the same clock frequency.

Synchronization Clock (option Star-Hub, M4i cards only)

The star-hub option allows the synchronization of up to 8 cards of the M4i series from Spectrum with a minimal phase delay between the different cards. The clock is distributed from the master card to all connected cards. As a source it is possible to either use the programmable Quarz 1 clock or the external Ext0 reference clock input of the master card. For details on the synchronization option please take a look at the dedicated chapter later in this manual.

Details on the different clock modes

Standard internal sampling clock (PLL)

The internal sampling clock is generated in default mode by a programmable high precision quartz. You need to select the clock mode by the dedicated register shown in the table below:

Table 72: Spectrum API: clock mode register and internal clock mode

Register	r	Value	Direction	Description
SPC_CLC	DCKMODE	20200	read/write	Defines the used clock mode
	SPC_CM_INTPLL	1	Enables internal programmable high precision Quartz 1 for sample clock generation	

The user does not have to care about how the desired sampling rate is generated by multiplying and dividing internally. You simply write the desired sample rate to the according register shown in the table below and the driver makes all the necessary calculations. If you want to make sure the sample rate has been set correctly you can also read out the register and the driver will give you back the sampling rate that is matching your desired one best.

Table 73: Spectrum API: samplerate register

Register	Value	Direction	Description
SPC_SAMPLERATE	20000	write	Defines the sample rate in Hz for internal sample rate generation.
		read	Read out the internal sample rate that is nearest matching to the desired one.

Independent of the used clock source it is possible to enable the clock output. The clock will be available on the external clock output connector and can be used to synchronize external equipment with the board.

Table 74: Spectrum API: clock output and clock output frequency register

Register	Value	Direction	Description
SPC_CLOCKOUT	20110	read/write	Writing a $_{*}1$ " enables clock output on external clock output connector. Writing a $_{*}0^{\prime\prime}$ disables the clock output (tristate)
SPC_CLOCKOUTFREQUENCY	20111	read	Allows to read out the frequency of an internally synthesized clock present at the clock output.

Example on writing and reading internal sampling rate

```
spcm_dwSetParam_i32 (hDrv, SPC_CLOCKMODE, SPC_CM_INTPLL); // Enables internal programmable quartz 1
spcm_dwSetParam_i64 (hDrv, SPC_SAMPLERATE, 62500000); // Set internal sampling rate to 62.5 MHz
spcm_dwSetParam_i32 (hDrv, SPC_CLOCKOUT, 1); // enable the clock output of the card
spcm_dwGetParam_i64 (hDrv, SPC_SAMPLERATE, &lSamplerate); // Read back the programmed sample rate and print
printf ("Sample rate = %d\n", lSamplerate); // it. Output should be "Sample rate = 62500000"
```

In standard clock mode, which is the default setting, the sampling rate can only be programmed as maximum samplingrate and divisions of this. Valid sampling rates are [max], [max/2], [max/4], [max/8], ... [max/131072]. Any programmed sampling rate in between will automatically be rounded to the next matching divided sampling clock.



Minimum internal sampling rate

The minimum and the maximum internal sampling rates depend on the specific type of board. Both values can be found in the technical data section of this manual.

Clock Setup Granularity and Divider (Special Clock Mode)

High performance ADC's are very sensitive devices concerning clocking and have a relatively wide variation of its full-scale range versus the used sample clock. The manual states "As the ADC is fed with nearly any sampling rate the gain accuracy is reduced and may be worse than the specified one.

So the default is, that the ADC is always running with its maximum sample rate, in case of the M4i.442x cards with 250 MHz. That way, this ADC specific variation is out of the way, and the card can be factory offset and gain calibrated.

When using "fine clock granularity" mode, the ADCs internal full-scale range changes ... and that way the input ranges change. So let's say one selects the ± 500 mV input range on an M4i.442x card then - ideally spoken - applying a DC value of ± 500 mV would lead to the ADC full-scale code of ± 32767 , because this card has a 16bit ADC.

That is valid for all sample rates that can be derived from the calibrated maximum sample rate of in this case of a M4i.442x card 250 MS/s. So selecting divided sample rates like 125 MS/s (250/2), 62.5 MS/s (250/4), 31.125 MS/s (250/8) does not affect gain accuracy at all, that is why this special clock mode is not the default. These dividers do not affect the real sample clock to the ADC chip, but simply drop samples (what we refer to as oversampling), so that the ADC configuration and operation does not change here.

When providing a sample clock to the ADC chip other than the calibrated one, the full-scale range changes. So let's say you again selected the ±500 mV input range, then applying the same DC value of +500 mV would not lead to the same ADC full-scale code of +32767 any more, but instead in fact to a larger one, so that actually the "new" input range is smaller than the specified one.

That is why this continuous clock mode is not the default, because the full scale range of the ADC itself unfortunately varies over clock frequency quite widely ...something in the range of 20..30 %.

This behavior does not differ between internal sampling clock and external reference clock. In every case the sample clock that is applied to the ADC chip is generated by a PLL from a known reference, either internally or externally fed into the card.

To offer best performance to each individual user there are two different modes of clock setup, each with its own advantages:

- Standard Clock Mode (default): the clock is internally programmed using the maximum sampling rate and a divider. In this mode the specified gain accuracy is reached but the available sampling rates are limited. For a M4i.4450-x8 (2 channels 500 MS/s) this mode would result into possible sampling rates of 500 MS/s, 250 MS/s, 125 MS/s, 62.5 MS/s, ... The driver automatically adjusts the sampling rate to the nearest matching one. If programming a sampling rate of 400 MS/s this will automatically be adjusted to 500 MS/s in the case that the SPC_SPECIALCLOCK register is not set.
- Special Clock Mode (Fine Clock Granularity): this mode has to be activated by software <u>before</u> setting the sampling rate. After activation nearly every sampling rate can be programmed with a clock resolution of 1 Hz. However there are some gaps in the clock range which are specified in the technical data section. Sampling rates within the specified gaps can not be used by this card. As the ADC is fed with nearly any sampling rate the gain accuracy is reduced and may be worse than the specified one.

When using multiple cards synchronized by star-hub, special clock mode is not available. Only standard clock mode is possible, when synchronizing cards via Star-Hub. This is also true for the digitizerNETBOX products which internally use multiple digitzers synchronized by star-hub

Special Clock Mode Setup

To enable the special clock mode allowing to reach fine clock granularity the register below needs to be programmed. As default this mode is deactivated.

Table 75: Spectrum API: special clock mode register

Register	Value	Direction	Description
SPC_SPECIALCLOCK	295100	read/write	Activated or de-activates the special clock mode

Gain calibration/correction using SPC_SPECIALCLOCK mode

Starting with driver version V3.29 included on install-disk revision 3.45 from April 2017, the driver gives the user the possibility to start an on-board calibration cycle for a selected sample rate and then read out a correction factor for each channel for that particular setup. These factors then can be applied to the samples by the application software to minimize the effects of a full-scale change caused by a fine granularity ADC clock, as described above.

The procedure is that the user first enables the special clock mode and defines the desired sample rate, then starts the on-board special clock mode calibration and finally reads out the correction value per channel.

The following register is used to start the calibration routing:

Table 76: Spectrum API: automatic special clock calibration register

Registe	er	Value	Direction	Description
SPC_AD	J_AUTOADJ	50020	write	Register to start a selected calibration routine.
	ADJ_SPECIAL_CLOCK	32	When written, starts the special clock calibration for the currently selected sample rate.	

The obtained correction factors can be read out per channel by the following registers:

Table 77: Spectrum API: special clock correction factor registers

Register	Value	Direction	Description
SPC_SPECIALCLOCK_ADJUST0	295150	read	Holds the sample correction factor obtained from the last special clock calibration for channel 0.
SPC_SPECIALCLOCK_ADJUST1	295151	read	Holds the sample correction factor obtained from the last special clock calibration for channel 1.
SPC_SPECIALCLOCK_ADJUST2	295152	read	Holds the sample correction factor obtained from the last special clock calibration for channel 2.
SPC_SPECIALCLOCK_ADJUST3	295153	read	Holds the sample correction factor obtained from the last special clock calibration for channel 3.

Please note that the correction factors read back by the above registers are scaled up by a factor of SPCM_SPECIALCLOCK_ADJUST_SHIFT within the driver to keep a high precision, whilst using the integer based "dwGetParam" function.

The user application will then scale these large integer factors back by this factor to convert the correction values to a double precision floating point value which can then be used to apply to each sample by simple multiplication.

The following excerpt shows how to start the special clock calibration and how to read out the calibration factors:

```
// Set special clock PRIOR setting the samplerate and also
// set the samplerate PRIOR starting the calibration routine
spcm_dwSetParam_i32 (hCard, SPC_SPECIALCLOCK, 1);
spcm_dwSetParam_i32 (hCard, SPC_SAMPLERATE, MEGA(187));
// Start calibration for this samplerate. Factors will be different for other speeds.
spcm_dwSetParam_i32 (hCard, SPC_ADJ_AUTOADJ, ADJ_SPECIAL_CLOCK);
// read out the integer correction factors and convert them to double
double adCorFac[4];
for (uint32 dwChIdx = 0; dwChIdx < 4; ++dwChIdx)
    {
    int64 llTmp = 0;
    spcm_dwGetParam_i64 (hCard, SPC_SPECIALCLOCK_ADJUSTO + dwChIdx, &llTmp);
    adCorFac[dwChIdx] = static_cast < double > (llTmp) / SPCM_SPECIALCLOCK_ADJUST_SHIFT;
    }
}
```

Using Quartz2 with PLL (optional, M4i cards only)

In some cases it is necessary to use a special high precision frequency for sampling rate generation. For these applications all cards of the M3i/M4i series can be equipped with a special customer quartz. Please contact Spectrum for details on available oscillators. If your card is equipped with a second oscillator you can enable it for sampling rate generation with the following register:

Table 78: Spectrum API: clock mode register and quartz 2 settings

Registe	r	Value	Direction	Description
SPC_CLO	DCKMODE	20200	read/write	Defines the used clock mode
	SPC_CM_QUARTZ2	4	Enables optional quartz2 for sample clock generation	

The quartz 2 clock is routed through a PLL to allow the generation of sampling rates based on this reference clock. As with internal PLL mode it's also possible to program the clock mode first, set a desired sampling rate with the SPC_SAMPLERATE register and to read it back. The result will then again be the best matching sampling rate.

Independent of the used clock source it is possible to enable the clock output. The clock will be available on the external clock output connector and can be used to synchronize external equipment with the board.

Table 79: Spectrum API: clock output and clock output frequency register

Register	Value	Direction	Description
SPC_CLOCKOUT	20110	read/write	Writing a $_{\rm n}$ 1 $''$ enables clock output on external clock output connector. Writing a $_{\rm n}$ 0 $''$ disables the clock output (tristate)
SPC_CLOCKOUTFREQUENCY	20111	read	Allows to read out the frequency of an internally synthesized clock present at the clock output.

Oversampling

All fast instruments have a minimum clock frequency that is limited by either the manufacturer limit of the used A/D converter or by limiting factors of the clock design. You find this minimum sampling rate specified in the technical data section as minimum native ADC converter clock.

When using one of the above mentioned internal clock modes the driver allows you to program sampling clocks that lie far beneath this minimum sampling clock. To run the instrument properly we use a special oversampling mode where the A/D converter/clock section is within its specification and only the digital part of the card is running with the slower clock. This is completely defined inside the driver and cannot be modified by the user. The following register allows to read out the oversampling factor for further calculation

Table 80: Spectrum API: clock oversampling readout register

Register	Value	Direction	Description
SPC_OVERSAMPLINGFACTOR	200123	read only	Returns the oversampling factor for further calculations. If oversampling isn't active a 1 is returned.

When using clock output the sampling clock at the output connector is the real instrument sampling clock and not the programmed slower sampling rate. To calculate the output clock, please just multiply the programmed sampling clock with the oversampling factor read with the above mentioned register.

External clock (reference clock)

The external clock input is fed through a PLL to the clock system. Therefore the input will act as a reference clock input thus allowing to either use a copy of the external clock or to generate any sampling clock within the allowed range from the reference clock. Please note the limited setup granularity in comparison to the internal sampling clock generation. Details are found in the technical data section.

Table 81: Spectrum API: clock mode register and external reference cloc	k setup
---	---------

Register	r	Value	Direction	Description
SPC_CLC	OCKMODE	20200	read/write	Defines the used clock mode
	SPC_CM_EXTREFCLOCK	32 Enables internal PLL with external reference for sample clock generation		

Due to the fact that the driver needs to know the external fed in frequency for an exact calculation of the sampling rate you must set the SPC_REFERENCECLOCK register accordingly as shown in the table below. The driver then automatically sets the PLL to achieve the desired sampling rate. Please be aware that the PLL has some internal limits and not all desired sampling rates may be reached with every reference clock.

Table 82: Spectrum API: reference clock register and available settings

Registe	er	Value	Direction	Description
SPC_REF	FERENCECLOCK	20140	read/write	Programs the external reference clock in the range stated in the technical data section.
	External sampling rate in Hz as an integer value		You need to se	t up this register exactly to the frequency of the external fed in clock.

Example of reference clock:

spcm dwSetParam i32 (hDr	v, SPC CLOCKMODE, SPC CM EXTREFCLOCK);	// Set to reference clock mode
spcm_dwSetParam_i32 (hDr	v, SPC_REFERENCECLOCK, 10000000);	// Reference clock that is fed in is 10 MHz
spcm_dwSetParam_i64 (hDr	v, SPC_SAMPLERATE, 65200000);	<pre>// We want to have 62.5 MHz as sampling rate</pre>

It is recommended that the sampling clock is always a multiple of the reference clock. If the sampling clock is a division of the reference clock, the clock starting phase is undetermined and may change between resets or clock configuration changes.

PLL Locking Error

The external clock signal is routed to a PLL to generate any sampling clock from this external clock. Due to the internal structure of the card the PLL is even used if a copy of the clock fed in externally is used for sampling (SPC_REFERENCECLOCK = SPC_SAMPLERATE). The PLL needs a stable and defined external clock with no gaps and no variation in the frequency. The external clock must be present when issuing the start command. It is not possible to start the card with external clock activated and no external clock available.

When starting the card all settings are written to hardware and the PLL is programmed to generate the desired sampling clock. If there has been any change to the clock setting the PLL then tries to lock on the external clock signal to generate the sampling clock. This locking will normally need 10 to 20 ms until the sampling clock is stable. Some clock settings may also need 200 ms to lock the PLL. This waiting time is automatically added at card start.

However if the PLL can not lock on the external clock either because there is no clock available or it hasn't sufficient signal levels or the clock is not stable the driver will return with an error code ERR_CLOCKNOTLOCKED. In that case it is necessary to check the external clock connection. Please see the example below:

// settings done to external clock like shown above. if (spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER) == ERR_CLOCKNOTLOCKED) { printf ("External clock not locked. Please check connection\n"); return -1; }

Independent of the used clock source it is possible to enable the clock output. The clock will be available on the external clock output connector and can be used to synchronize external equipment with the board.

Table 83: Spectrum API: clock output and clock output frequency register

Register	Value	Direction	Description
SPC_CLOCKOUT	20110	read/write	Writing a $_{\rm n}$ 1 $''$ enables clock output on external clock output connector. Writing a $_{\rm n}$ 0 $''$ disables the clock output (tristate)
SPC_CLOCKOUTFREQUENCY	20111	read	Allows to read out the frequency of an internally synthesized clock present at the clock output.

PXI Reference Clock (M4x cards only)

Table 84: Spectrum API: clock mode register and PXI reference clock usage

Re	gister	Value	Direction	Description
SPO	C_CLOCKMODE	20200	read/write	Defines the used clock mode
	SPC_CM_PXIREFCLOCK	64	Enables internal PLL with PXI reference for sample clock generation	

The 100 MHz PXIe system reference clock can be used as a reference clock for internal sample rate generation on all M4x PXIe cards from Spectrum. With the above mentioned software command the PXIe reference clock is routed to the internal PLL. Afterwards you only have to program the sample rate register to the desired sampling rate. The remaining internal calculations will be automatically done by the driver.

Example of PXI reference clock:

spcm dwSetParam i32 (hDrv, SPC	CLOCKMODE, SPC CM PXIREFCLOCK); /	// Set to PXI reference clock mode
spcm_dwSetParam_i64 (hDrv, SPC_	SAMPLERATE, 65200000);	// We want to have 62.5 MHz as sampling rate

PLL Locking Error

The PXI reference signal is routed to a PLL to generate any sampling clock from this external clock. The PLL needs a stable and defined external clock with no gaps and no variation in the frequency. Some backplanes might allow to turn off the reference clock. The PXI clock must be present when issuing the start command. It is not possible to start the card with external clock activated and no external clock available.

When starting the card all settings are written to hardware and the PLL is programmed to generate the desired sampling clock. If there has been any change to the clock setting the PLL then tries to lock on the external clock signal to generate the sampling clock. This locking will normally need 10 to 20 ms until the sampling clock is stable. Some clock settings may also need 200 ms to lock the PLL. This waiting time is automatically added at card start.

However if the PLL can not lock on the PXI clock because there is no clock available (if however disabled on the backplane), the driver will return with an error code ERR_CLOCKNOTLOCKED. In that case it is necessary to check the external clock connection. Please see the example below:

```
// settings done to PXI clock like shown above.
if (spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER) == ERR_CLOCKNOTLOCKED)
{
    printf ("External clock not locked. Please check connection\n");
    return -1;
    }
```

Trigger modes and appendant registers

General Description

The trigger modes of the Spectrum M4i/M4x series A/D and D/A cards are very extensive and give you the possibility to detect nearly any trigger event you can think of.

You can choose between more than 10 external trigger modes and up to 20 internal trigger modes (on analog acquisition cards) including software and channel trigger, depending on your type of board. Many of the channel trigger modes can be independently set for each input channel (on A/D boards only) resulting in a even bigger variety of modes. This chapter is about to explain all of the different trigger modes and setting up the card's registers for the desired mode.

Trigger Engine Overview




Image 54: Trigger Engine Overview. Red marked parts not available on all card types

The trigger engine of the M4iM4x card series allows to combine several different trigger sources with OR and AND combination, with a trigger delay or even with an OR combination across several cards when using the Star-Hub option. The above drawing gives a complete overview of the trigger engine and shows all possible features that are available.

On A/D cards each analog input channel has two trigger level comparators to detect edges as well as windowed triggers. All card types have a total of two different additional external trigger sources. One main trigger source (Ext0, labelled Trg0 on front panel) which also has two analog level comparators also allowing to use edge and windowed trigger detection and one secondary analog trigger (Ext1, labelled Trg1 on front panel) with one analog level comparator. Additionally three multi purpose in/outputs that can be software programmed to either inputs or outputs some extended status signals.

The Enable trigger allows the user to enable or disable all trigger sources (including channel trigger on A/D cards and external trigger) with a single software command. The enable trigger command will not work on force trigger.

When the card is waiting for a trigger event, either a channel trigger or an external trigger the force trigger command allows to force a trigger event with a single software command. The force trigger overrides the enable trigger command.

Before the trigger event is finally generated, it is wired through a programmable trigger delay. This trigger delay will also work when used in a synchronized system thus allowing each card to individually delay its trigger recognition.

Trigger masks

Trigger OR mask

The purpose of this passage is to explain the trigger OR mask (see left figure) and all the appendant software registers in detail.

The OR mask shown in the overview before as one object, is separated into two parts: a general OR mask for main external trigger (external analog window trigger), the secondary external trigger (external analog comparator trigger, the various PXI triggers (available on M4x PXIe cards only) and software trigger and a channel OR mask.




Image 55: trigger engine overview with trigger OR mask shown

Every trigger source of the M4i/M4x series cards is wired to one of the above mentioned OR masks. The user then can program which trigger source will be recognized, and which one won't.

This selection for the general mask is realized with the SPC_TRIG_ORMASK register in combination with constants for every possible trigger source.

This selection for the channel mask (A/D cards only) is realized with the SP-C_TRIG_CH_ORMASKO register in combination with constants for every possible channel trigger source.

In either case the sources are coded as a bitfield, so that they can be combined by one access to the driver with the help of a bitwise OR.

If no input is enabled, the output will be a logic "true", to not block the following static AND mask.

The table below shows the relating register for the general OR mask and the possible constants that can be written to it.




Image 56: trigger engine OR mask details

Table 85: Spectrum API: general trigger OR mask register and available settings

Register	Value	Direction	Description		
SPC_TRIG_AVAILORMASK	PC_TRIG_AVAILORMASK 40400		Bitmask, in which all bits of the below mentioned sources for the OR mask are set, if available.		
SPC_TRIG_ORMASK	PC_TRIG_ORMASK 40410		Defines the events included within the trigger OR mask of the card.		
SPC_TMASK_NONE	0	No trigger so	urce selected		
SPC_TMASK_SOFTWARE	1h	Enables the s	oftware trigger for the OR mask. The card will trigger immediately after start.		
SPC_TMASK_EXTO	2h		xternal (analog window) trigger 0 (labelled Trg0 on front panel) for the OR mask. The card will trigger grammed condition for this input is valid.		
SPC_TMASK_EXT1	SPC_TMASK_EXT1 4h		Enables the external (analog comparator) trigger 1 (labelled Trg1 on front panel)for the OR mask. The card will trig- ger when the programmed condition for this input is valid.		
SPC_TMASK_PXIO	SPC_TMASK_PXIO 100000h		Enables the PXI_TRIGO for the OR mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXI1	SPC_TMASK_PXI1 200000h		XI_TRIG1 for the OR mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXI2	400000h	Enables the PXI_TRIG2 for the OR mask. The card will trigger when the signal on this input is HIGH.			
SPC_TMASK_PXI3	800000h	Enables the PXI_TRIG3 for the OR mask. The card will trigger when the signal on this input is HIGH.			
SPC_TMASK_PXI4	1000000h	Enables the P	XI_TRIG4 for the OR mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXI5	2000000h	Enables the PXI_TRIG5 for the OR mask. The card will trigger when the signal on this input is HIGH.			
SPC_TMASK_PXI6	SPC_TMASK_PXI6 4000000h		Enables the PXI_TRIG6 for the OR mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXI7	SPC_TMASK_PXI7 800000h		Enables the PXI_TRIG7 for the OR mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXISTAR	SPC_TMASK_PXISTAR 1000000h		Enables the PXISTAR line for the OR mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXIDSTARB	2000000h	Enables the P	Enables the PXI_DSTARB for the OR mask. The card will trigger when the signal on this input is HIGH.		



Please note that as default the SPC_TRIG_ORMASK is set to SPC_TMASK_SOFTWARE. When not using any trigger mode requiring values in the SPC_TRIG_ORMASK register, this mask should explicitly cleared, as otherwise the software trigger will override other modes.

The following example shows, how to setup the OR mask, for the two external trigger inputs, ORing them together. When using just a single trigger, only this particular trigger must be used in the OR mask register, respectively. As an example a simple edge detection has been

chosen for Ext1 input and a window edge detection has been chosen for Ext0 input. The explanation and a detailed description of the different trigger modes for the external trigger inputs will be shown in the dedicated passage within this chapter.

spcm_dwSetParam_i32 (hDrv, SPC_TR: spcm_dwSetParam_i32 (hDrv, SPC_TR: spcm_dwSetParam_i32 (hDrv, SPC_TR:	IG_EXT0_LEVEL1, 2000); //	lower Window Trigger level set to 1.8 V upper Window Trigger level set to 2.0 V Setting up main window trigger for entering
spcm_dwSetParam_i32 (hDrv, SPC_TR: spcm_dwSetParam_i32 (hDrv, SPC_TR:		.gger level set to 2.5 V ting up secondary trigger for rising edges
<pre>// Enable both external triggers n spcm_dwSetParam_i32 (hDrv, SPC_TR)</pre>		

The table below is showing the registers for the channel OR mask (A/D cards only) and the possible constants that can be written to it.

Table 86: Spectrum API: channel trigger OR mask registers and available settings

Register		Value	Direction Description		
SPC_TRIG_	SPC_TRIG_CH_AVAILORMASKO 40450		read	Bitmask, in which all bits of the below mentioned sources/channels (07) for the channel OR mask are set, if available.	
SPC_TRIG_	SPC_TRIG_CH_ORMASK0 40460		read/write	Includes the analog channels (07) within the channel trigger OR mask of the card.	
	SPC_TMASKO_CHO 0000001h		Enables chann	elO for recognition within the channel OR mask.	
	SPC_TMASK0_CH1 0000002h		Enables channel 1 for recognition within the channel OR mask.		
	SPC_TMASK0_CH2 00000004h		Enables channel2 for recognition within the channel OR mask.		
	SPC_TMASK0_CH3	0000008h	Enables chann	el3 for recognition within the channel OR mask.	
	SPC_TMASK0_CH4	0000010h	Enables chann	el4 for recognition within the channel OR mask.	
	SPC_TMASKO_CH5 00000020h		Enables channel5 for recognition within the channel OR mask.		
	SPC_TMASK0_CH6 00000040h		Enables channel6 for recognition within the channel OR mask.		
	SPC_TMASK0_CH7	0000080h	Enables chann	Enables channel7 for recognition within the channel OR mask.	

The following example shows, how to setup the OR mask for channel trigger. As an example a simple edge detection has been chosen. The explanation and a detailed description of the different trigger modes for the channel trigger modes will be shown in the dedicated passage within this chapter.

spcm dwSetParam i32 (hDrv	, SPC TRIG ORMASK, SPC TMASK NONE);	// disable default software trigger
spcm_dwSetParam_i32 (hDrv	, SPC_TRIG_CH_ORMASK0, SPC_TMASK_CH0);	// Enable channel0 trigger within the OR mask
spcm_dwSetParam_i32 (hDrv	, SPC_TRIG_CH0_LEVEL0, 0);	<pre>// Trigger level is zero crossing</pre>
spcm_dwSetParam_i32 (hDrv	, SPC_TRIG_CH0_MODE, SPC_TM_POS);	<pre>// Setting up channel trigger for rising edges</pre>

Trigger AND mask

The purpose of this passage is to explain the trigger AND mask (see left figure) and all the appendant software registers in detail.

The AND mask shown in the overview before as one object, is separated into two parts: a general AND mask for external trigger and software trigger and a channel AND mask.




Image 57: trigger engine overview with trigger AND mask shown

Every trigger source of the M4i/M4x series cards except the software trigger is wired to one of the above mentioned AND masks. The user then can program which trigger source will be recognized, and which one won't.

This selection for the general mask is realized with the SPC_TRIG_ANDMASK register in combination with constants for every possible trigger source.

This selection for the channel mask (A/D cards only) is realized with the SP-C_TRIG_CH_ANDMASKO register in combination with constants for every possible channel trigger source.

In either case the sources are coded as a bit-field, so that they can be combined by one access to the driver with the help of a bitwise OR.

If no input is enabled, the output will be a logic "true", to not block the following static AND mask.

The table below shows the relating register for the general AND mask and the possible constants that can be written to it.

Table 87: Spectrum API: general trigger AND mask registers and available settings




Image 58: trigger engine AND mask details

egister Value I		Direction	Direction Description		
SPC_TRIG_AVAILANDMASK	C_TRIG_AVAILANDMASK 40420		Bit mask, in which all bits of the below mentioned sources for the AND mask are set, if available.		
PC_TRIG_ANDMASK 40430		read/write	Defines the events included within the trigger AND mask of the card.		
SPC_TMASK_NONE	SPC_TMASK_NONE 0		ource selected		
SPC_TMASK_EXTO	2h	Enables the e when the pro	xternal (analog window) trigger 0 (labelled Trg0 on front panel) for the AND mask. The card will trigger grammed condition for this input is valid.		
SPC_TMASK_EXT1	SPC_TMASK_EXT1 4h		Enables the external (analog comparator) trigger 1 (labelled Trg1 on front panel) for the AND mask. The card will trigger when the programmed condition for this input is valid.		
SPC_TMASK_PXIO	SPC_TMASK_PXIO 100000h		Enables the PXI_TRIGO for the AND mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXI1	SPC_TMASK_PXI1 200000h		Enables the PXI_TRIG1 for the AND mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXI2	400000h	Enables the PXI_TRIG2 for the AND mask. The card will trigger when the signal on this input is HIGH.			
SPC_TMASK_PXI3	800000h	Enables the P	XI_TRIG3 for the AND mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXI4	100000h	Enables the PXI_TRIG4 for the AND mask. The card will trigger when the signal on this input is HIGH.			
SPC_TMASK_PXI5	2000000h	Enables the PXI_TRIG5 for the AND mask. The card will trigger when the signal on this input is HIGH.			
SPC_TMASK_PXI6	SPC_TMASK_PXI7 800000h I		Enables the PXI_TRIG6 for the AND mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXI7			Enables the PXI_TRIG7 for the AND mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXISTAR			Enables the PXISTAR line for the AND mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXIDSTARB	2000000h	Enables the P	XI_DSTARB for the AND mask. The card will trigger when the signal on this input is HIGH.		

The following example shows, how to setup the AND mask, for an external trigger. As an example a simple high level detection has been chosen. When multiple external triggers shall be combined by AND, both of the external sources must be included in the AND mask register, similar to the OR mask example shown before. The explanation and a detailed description of the different trigger modes for the external trigger inputs will be shown in the dedicated passage within this chapter.

```
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_NONE); // disable default software trigger
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ANDMASK, SPC_TMASK_EXTO); // Enable external trigger within the AND mask
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXTO_LEVELO, 2000); // Trigger level is 2.0 V (2000 mV)
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXTO_MODE, SPC_TM_HIGH); // Setting up external trigger for HIGH level
```

The table below is showing the constants for the channel AND mask (A/D cards only) and all the constants for the different channels.

Table 88: Spectrum API: channel trigger AND mask registers and available settings

Register Value		Direction	Description	
SPC_TRIG_CH_AVAILANDMASK0 40470		read	Bitmask, in which all bits of the below mentioned sources/channels (07) for the channel AND mask are set, if available.	
SPC_TRIG_CH_ANDMASKO 40480		read/write	Includes the analog or digital channels (07) within the channel trigger AND mask of the card.	
SPC_TMASK0_CH0	SPC_TMASK0_CH0 0000001h		elO for recognition within the channel OR mask.	
SPC_TMASK0_CH1 0000002h Enables channel1 for recognition within the		el1 for recognition within the channel OR mask.		
SPC_TMASK0_CH2	0000004h	Enables channel2 for recognition within the channel OR mask.		
SPC_TMASK0_CH3	0000008h	Enables chann	el3 for recognition within the channel OR mask.	
SPC_TMASK0_CH4	00000010h	Enables chann	el4 for recognition within the channel OR mask.	
SPC_TMASK0_CH5	SPC_TMASK0_CH5 00000020h SPC_TMASK0_CH6 00000040h		Enables channel5 for recognition within the channel OR mask.	
SPC_TMASK0_CH6			Enables channel6 for recognition within the channel OR mask.	
SPC_TMASK0_CH7	00000080h	Enables chann	el7 for recognition within the channel OR mask.	


The following example shows, how to setup the AND mask for a channel trigger. As an example a simple level detection has been chosen.

The explanation and a detailed description of the different trigger modes for the channel trigger modes will be shown in the dedicated passage within this chapter.

<pre>spcm_dwSetParam_i32</pre>	(hDrv,	<pre>SPC_TRIG_ORMASK, SPC_TMASK_NONE); // disable default software trigger</pre>
spcm_dwSetParam_i32	(hDrv,	SPC_TRIG_CH_ANDMASK0, SPC_TMASK_CH0);// Enable channel0 trigger within AND mask
spcm_dwSetParam_i32	(hDrv,	SPC_TRIG_CH0_LEVEL0, 0); // channel level to detect is zero level
spcm_dwSetParam_i32	(hDrv,	SPC TRIG CH0 MODE, SPC TM HIGH); // Setting up ch0 trigger for HIGH levels

Software trigger

The software trigger is the easiest way of triggering any Spectrum board. The acquisition or replay of data will start immediately after the card is started and the trigger engine is armed. The resulting delay upon start includes the time the board needs for its setup and the time for recording the pre-trigger area (for acquisition cards).



For enabling the software trigger one simply has to include the software event within the trigger OR mask, as the following table is showing:

Table 89: Spectrum API: software register and register setting for software trigger

Register		Value	Direction	Description	
SPC_TRIG	_ORMASK	40410	read/write	Defines the events included within the trigger OR mask of the card.	
	SPC_TMASK_SOFTWARE	1h	Sets the trigger mode to software, so that the recording/replay starts immediately.		

Example for setting up the software trigger:

spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_SOFTWARE); // Internal software trigger mode is used

Force- and Enable trigger

In addition to the software trigger (free run) it is also possible to force a trigger event by software while the board is waiting for a real physical trigger event. The forcetrigger command will only have any effect, when the board is waiting for a trigger event. The command for forcing a trigger event is shown in the table below.

Issuing the forcetrigger command will every time only generate one trigger event. If for example using Multiple Recording that will result in only one segment being acquired by forcetrigger. After execution of the forcetrigger command the trigger engine will fall back to the trigger mode that was originally programmed and will again wait for a trigger event.

Table 90: Spectrum API: command register and force trigger command

Register	r	Value	Direction	Description
SPC_M20	CMD	100	write	Command register of the M2i/M3i/M4i/M4x/M2p/M5i series cards.
	M2CMD_CARD_FORCETRIGGER	10h	Forces a trigger event if the hardware is still waiting for a trigger event.	

The example shows, how to use the forcetrigger command:

spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_FORCETRIGGER); // Force trigger is used.

It is also possible to enable (arm) or disable (disarm) the card's whole triggerengine by software. By default the trigger engine is disabled.

Table 91: Spectrum API: command register and trigger enable/disable command

Register		Value	Direction	Description	
SPC_	M2CMD	100	write	Command register of the M2i/M3i/M4i/M4x/M2p/M5i series cards.	
	M2CMD_CARD_ENABLETRIGGER 8h		Enables the trigger engine. Any trigger event will now be recognized.		
	M2CMD_CARD_DISABLETRIGGER	20h	Disables the trigger engine. No trigger events will be recognized, except force trigger.		

The example shows, how to arm and disarm the card's trigger engine properly:

spcm_dwSetParam_i32	(hDrv,	SPC_M2CMD,	M2CMD_CARD_ENABLETRIGGER);	//	Trigger	engine	is	armed.
 spcm_dwSetParam_i32	(hDrv,	SPC_M2CMD,	<pre>M2CMD_CARD_DISABLETRIGGER);</pre>	//	Trigger	engine	is	disarmed.

All of the Spectrum M4i/M4x series cards allow the user to program an additional trigger delay. As shown in the trigger overview section, this delay is the last element in the trigger chain. Therefore the user does not have to care for the sources when programming the trigger delay.

As shown in the overview the trigger delay is located after the starhub connection meaning that every M4i card being synchronized can still have its own trigger delay programmed. The Star-Hub will combine the original trigger events before the result is being delayed.

The delay is programmed in samples. The resulting time delay will therefore be [Programmed Delay] / [Sampling Rate].




Image 59: trigger engine overview with marked trigger delay stage

The following table shows the related register and the possible values. A value of 0 disables the trigger delay.

Table 92: Spectrum API: trigger delay registers and available settings

Register		Value	Direction	Description	
		read	Contains the maximum available delay as a decimal integer value.		
		read/write	ead/write Defines the delay for the detected trigger events.		
0	0 16[8G -8] in steps of 16 (12, 14, 16 bit cards)		No additional delay will be added. The resulting internal delay is mentioned in the technical data section. Defines the additional trigger delay in number of sample clocks. The trigger delay can be programmed up to (8GSamples - 16) = 8589934576. Stepsize is 16 samples for 12, 14, 16 bit cards.		
16[8G -8] in st					
32[8G -32] in steps of 32 (8 bit cards)		Defines the additional trigger delay in number of sample clocks. The trigger delay can be programmed up to (8GSamples - 32) = 8589934560. Stepsize is 32 samples for 8 bit cards.			

The example shows, how to use the trigger delay command:

Using the delay trigger does not affect the ratio between pre trigger and post trigger recorded number of samples, but only shifts the trigger event itself. For changing these values, please take a look in the relating chapter about "Acquisition Modes".

Trigger Counter

The number of acquired trigger events is counted in hardware and can be read out while the acquisition is running or after the acquisition has finished. The trigger events are counted both in standard mode as well as in FIFO mode.

Table 93: Spectrum API: trigger counter register and register return values

Register	Value	Direction	Description
SPC_TRIGGERCOUNTER	200905	read	Returns the number of trigger events that has been acquired since the acquisition start. The internal trigger counter has 48 bits. It is therefore necessary to read out the trigger counter value with 64 bit access or 2 x 32 bit access if the number of trigger events exceed the 32 bit range.

The trigger counter feature needs at least driver version V2.17 and firmware version V20 (M2i series), V10 (M3i series), V6 (M4i/M4x series) or V1 (M2p and M5i series). Please update the driver and the card firmware to these versions to use this feature. Trying to use this feature without the proper firmware version will issue a driver error.

On M2i and M3i cards, using the trigger counter information allows to determine how many Multiple Recording segments have been acquired and can perform a memory flush by issuing Force trigger commands to read out all data. This is helpful if the number of trigger events is not known at the start of the acquisition. In that case one will do the following steps:



- Program the maximum number of segments that one expects or use the FIFO mode with unlimited segments
- Set a timeout to be sure that there are no more trigger events acquired. Alternatively one can manually proceed as soon as it is clear from the application that all trigger events have been acquired
- Read out the number of acquired trigger segments
- Issue a number of Force Trigger commands to fill the complete memory (standard mode) or to transfer the last FIFO block that contains valid data segments
- Use the trigger counter value to split the acquired data into valid data with a real trigger event and invalid data with a force trigger event.

Main external window trigger (Ext0/Trg0)

The M4i/M4x series has one main external trigger input consisting of an input stage with programmable termination and programmable AC/DC coupling and two comparators that can be programmed in the range of +/- 10000 mV. Using two comparators offers a wide range of different trigger modes that are support like edge, level, rearm and window trigger.

The main external analog trigger can be easily combined with channel trigger or with the secondary external trigger being programmed as an additional external trigger input. The programming of the masks is shown in the chapters above.

The external trigger ExtO is labelled TrgO on the front-panel




Image 60: trigger engine overview with marked main external trigger Ext0/Trg0

Trigger Mode

Please find the main external (analog) trigger input modes below. A detailed description of the modes follows in the next chapters..

Table 94: Spectrum API: external trigger Ext0 registers and register settings

Registe	r	Value	Direction	Description		
SPC_TRI	SPC_TRIG_EXTO_AVAILMODES 40500		read	Bitmask showing all available trigger modes for external 0 (Ext0) = main analog trigger input		
SPC_TRI	PC_TRIG_EXTO_MODE 40510		read/write	Defines the external trigger mode for the external SMA connector trigger input. The trigger need to be added to either OR or AND mask input to be activated.		
	SPC_TM_NONE	00000000h	Channel is not	used for trigger detection. This is as with the trigger masks another possibility for disabling channels.		
	SPC_TM_POS	0000001h	Trigger detecti	on for positive edges (crossing level 0 from below to above)		
	SPC_TM_NEG	0000002h	Trigger detecti	Trigger detection for negative edges (crossing level 0 from above to below)		
	SPC_TM_POS SPC_TM_REARM	01000001h	Trigger detection for positive edges on level 0. Trigger is armed when crossing level 1 to avoid false trigger on noise			
	SPC_TM_NEG SPC_TM_REARM	01000002h	Trigger detection for negative edges on level 1. Trigger is armed when crossing level 0 to avoid false trigger on noise			
	SPC_TM_BOTH	00000004h	Trigger detection for positive and negative edges (any crossing of level 0)			
	SPC_TM_HIGH	0000008h	Trigger detecti	Trigger detection for HIGH levels (signal above level 0)		
	SPC_TM_LOW	00000010h	Trigger detection for LOW levels (signal below level 0)			
	SPC_TM_WINENTER	00000020h	Window trigger for entering area between level 0 and level 1			
	SPC_TM_WINLEAVE 00000040h		Window trigger for leaving area between level 0 and level 1			
	SPC_TM_INWIN 0000080h		Window trigger for signal inside window between level 0 and level 1			
	SPC_TM_OUTSIDEWIN	00000100h	Window trigger for signal outside window between level 0 and level 1			

For all external edge and level trigger modes, the OR mask must contain the corresponding input, as the following table shows:

Table 95: Spectrum API: external trigger ExtO OR mask settings

Register	r	Value	Direction	Description
SPC_TRIC	g_ormask	40410	read/write	Defines the OR mask for the different trigger sources.
	SPC_TMASK_EXTO	2h	Enable main external trigger input for the OR mask	

Trigger Input Termination

The external trigger input is a high impedance input with 1 kOhm termination against GND. It is possible to program a 50 Ohm termination by software to terminate fast trigger signals correctly. If you enable the termination, please make sure, that your trigger source is capable to deliver the needed current. Please check carefully whether the source is able to fulfil the trigger input specification given in the technical data section.

Table 96: Spectrum API: external trigger Ext0 input termination

Register	Value	Direction	Description
SPC_TRIG_TERM	40110	read/write	A $_{\rm w}1^{\rm \prime\prime}$ sets the 50 Ohm termination for external trigger signals. A $_{\rm w}0^{\rm \prime\prime}$ sets the high impedance termination

Please note that the signal levels will drop by 50% if using the 50 ohm termination and your source also has 50 ohm output impedance (both terminators will then work as a 1:2 divider). In that case it will be necessary to reprogram the trigger levels to match the new signal levels. In case of problems receiving a trigger please check the signal level of your source while connected to the terminated input.

Trigger Input Coupling

The external trigger input can be switched by software between AC and DC coupling. Please see the technical data section for details on the AC bandwidth.

Table 97: Spectrum API: external trigger Ext0 input coupling

Register	Value	Direction	Description
SPC_TRIG_EXTO_ACDC	40120	read/write	COUPLING_DC enables DC coupling, COUPLING_AC enables AC coupling for the external trigger input (AC coupling is the default).

Secondary external level trigger (Ext1/Trg1)

The M4i/M4x series has one secondary external trigger input consisting of an input stage with fixed 10 kOhm termination and one comparator that can be programmed in the range of +/- 10000 mV. Using one comparators offers a wide range of different logic levels for the available trigger modes that are support like edge, level.

The secondary external analog trigger can be easily combined with channel trigger or with the main external trigger being programmed as an additional external trigger input. The programming of the masks is shown in the chapters above.

The secondary trigger input Ext1 is labelled Trg1 on the front-panel.




Image 61: trigger engine overview with external trigger Ext1 marked

Trigger Mode

Please find the main external (analog) trigger input modes below. A detailed description of the modes follows in the next chapters..

Register Value		Value	Direction	Description	
SPC_TRIC	SPC_TRIG_EXT1_AVAILMODES 40		read	Bit mask showing all available trigger modes for Ext1(Trg1) = secondary analog trigger input	
SPC_TRIG_EXT1_MODE		40511	read/write	Defines the external trigger mode for the external MMCX connector trigger input. The trigger need to be added to either OR or AND mask input to be activated.	
SPC_TM_NONE		0000000h	Channel is not used for trigger detection. This is as with the trigger masks another possibility for disabling cha		
	SPC_TM_POS	0000001h	Trigger detection for positive edges (crossing level 0 from below to above)		
	SPC_TM_NEG	0000002h	Trigger detection for negative edges (crossing level 0 from above to below) Trigger detection for positive and negative edges (any crossing of level 0)		
	SPC_TM_BOTH	00000004h			
SPC_TM_HIGH 0000008h		0000008h	Trigger detection for HIGH levels (signal above level 0)		
SPC_TM_LOW 00000010h		Trigger detection for LOW levels (signal below level 0)			

Table 98: Spectrum API: external trigger Ext1 registers and register settings

For all external edge and level trigger modes, the OR mask must contain the corresponding input, as the following table shows:

Table 99: Spectrum API: external trigger Ext1 OR mask settings

Registe			Value	Direction	Description
0,	SPC_TRIC	G_ORMASK	40410	read/write	Defines the OR mask for the different trigger sources.
		SPC_TMASK_EXT1	4h	Enable second	ary external trigger input for the OR mask

Trigger level

All of the external (analog) trigger modes listed above require at least one trigger level to be set (except SPC_TM_NONE of course). Some like the window or the re-arm triggers require even two levels (upper and lower level) to be set. The meaning of the trigger levels is depending on the selected mode and can be found in the detailed trigger mode description that follows.

Trigger levels for the external (analog) trigger to be programmed in mV:

Table 100: Spectrum API: external trigger available settings for trigger levels

Register	Value	Direction	Description	Range
SPC_TRIG_EXT_AVAILO_MIN	42340	read	returns the minimum trigger level for ExtO to be programmed in mV	
SPC_TRIG_EXT_AVAILO_MAX	42341	read	returns the maximum trigger level for Ext0 to be programmed in mV	
SPC_TRIG_EXT_AVAILO_STEP	42342	read	returns the step size of trigger level for Ext0 to be programmed in mV	
SPC_TRIG_EXT_AVAIL1_MIN	42345	read	returns the minimum trigger level for Ext1 to be programmed in mV	
SPC_TRIG_EXT_AVAIL1_MAX	42346	read	returns the maximum trigger level for Ext1 to be programmed in mV	
SPC_TRIG_EXT_AVAIL1_STEP	42347	read	returns the step size of trigger level for Ext1 to be programmed in mV	
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Trigger level 0 for external trigger Ext0	-10000 mV to +10000 mV

Table 100: Spectrum API: external trigger available settings for trigger levels

Register	Value	Direction	Description	Range
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Trigger level 1 for external trigger Ext0	-10000 mV to +10000 mV
SPC_TRIG_EXT1_LEVEL0	42321	read/write	Trigger level 0 for external trigger Ext1	-10000 mV to +10000 mV

Detailed description of the external analog trigger modes

For all external analog trigger modes shown below, either the OR mask or the AND must contain the external trigger to activate the external input as trigger source:.

Table 101: Spectrum API: external trigger OR mask and AND mask register and settings

Registe	r	Value	Direction	Description		
SPC_TRIC	G_ORMASK	40410	read/write	Defines the events included within the trigger OR mask of the card.		
SPC_TRIC	G_ANDMASK	40430	read/write	Defines the events included within the trigger AND mask of the card.		
	SPC_TMASK_EXTO	2h	Enables the ma	in external (analog) trigger 0 (labelled Trg0 on front panel) for the mask.		
	SPC_TMASK_EXT1	4h	Enables the sea	Enables the secondary external (analog) trigger 1 (labelled Trg1 on front panel) for the mask.		

The following pages explain the available modes in detail. All modes that only require one single trigger level are available for both external trigger inputs. All modes that require two trigger levels are only available for the main external trigger input ExtO (TrgO).

Trigger on positive edge

The trigger input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the trigger signal from lower values to higher values (rising edge) then the trigger event will be detected.

This edge triggered external trigger mode correspond to the trigger possibilities of usual oscilloscopes.




Table 102: Spectrum API: external register mode setup for trigger on positive edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_POS	1h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_POS	1h
SPC_TRIG_EXTO_LEVELO	42320	read/write	Set it to the desired trigger level in mV	mV

Trigger on negative edge

The trigger input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the trigger signal from higher values to lower values (falling edge) then the trigger event will be detected.

This edge triggered external trigger mode correspond to the trigger possibilities of usual oscilloscopes.




Table 103: Spectrum API: external register mode setup for trigger on negative edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_NEG	2h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_NEG	2h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the desired trigger level in mV	mV

Trigger on positive and negative edge

The trigger input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the trigger signal (either rising or falling edge) the trigger event will be detected.

This edge triggered external trigger mode correspond to the trigger possibilities of usual oscilloscopes.




Table 104: Spectrum API: external trigger register mode setup for trigger on positive and negative edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXT0_MODE	40510	read/write	SPC_TM_BOTH	4h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_BOTH	4h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the desired trigger level in mV	mV

Re-arm trigger on positive edge

The trigger input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from lower to higher values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the trigger signal from lower values to higher values (rising edge) then the trigger event will be detected and the trigger engine will be disarmed. A new trigger event is only detected if the trigger engine is armed again.

The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.




Table 105: Spectrum API: external trigger register mode setup for trigger re-arm on positive edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_POS SPC_TM_REARM	01000001h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the desired trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Defines the re-arm level in mV	mV

Re-arm trigger on negative edge

The trigger input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from higher to lower values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the trigger signal from higher values to lower values (falling edge) then the trigger event will be detected and the trigger engine will be disarmed. A new trigger event is only detected, if the trigger engine is armed again.

The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.




Table 106: Spectrum API: external trigger register mode setup for trigger re-arm on negative edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_NEG SPC_TM_REARM	0100002h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Defines the re-arm level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the desired trigger level in mV	mV

Window trigger for entering signals

The trigger input is continuously sampled with the selected sample rate. The upper and the lower level define a window. Every time the signal enters the window from the outside, a trigger event will be detected.




Table 107: Spectrum API: external trigger register mode setup for window trigger for entering signals

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_WINENTER	00000020h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the lower trigger level in mV	mV

Window trigger for leaving signals

The trigger input is continuously sampled with the selected sample rate. The upper and the lower level define a window. Every time the signal leaves the window from the inside, a trigger event will be detected.




Table 108: Spectrum API: external trigger register mode setup for window trigger for leaving signals

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_WINLEAVE	0000040h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the lower trigger level in mV	mV

High level trigger

This trigger mode will generate an internal gate signal that can be useful in conjunction with a second trigger mode to gate that second trigger. If using this mode as a single trigger source the card will detect a trigger event at the time when entering the high level (acting like positive edge trigger) or if the trigger signal is already above the programmed level at the start it will immediately detect a trigger event.

The trigger input is continuously sampled with the selected sample rate. The trigger event will be detected if the trigger input is above the programmed trigger level.




Table 109: Spectrum API: external trigger register mode setup for high level trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT0_MODE	40510	read/write	SPC_TM_HIGH	0000008h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_HIGH	0000008h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV

Low level trigger

This trigger mode will generate an internal gate signal that can be useful in conjunction with a second trigger mode to gate that second trigger. If using this mode as a single trigger source the card will detect a trigger event at the time when entering the low level (acting like negative edge trigger) or if the trigger signal is already above the programmed level at the start it will immediately detect a trigger event.

The trigger input is continuously sampled with the selected sample rate. The trigger event will be detected if the trigger input is below the programmed trigger level.




Table 110: Spectrum API: external trigger register mode setup for low level trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_LOW	00000010h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_LOW	00000010h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV

In window trigger

This trigger mode will generate an internal gate signal that can be useful in conjunction with a second trigger mode to gate that second trigger. If using this mode as a single trigger source the card will detect a trigger event at the time when entering the window defined by the two trigger levels (acting like window enter trigger) or if the trigger signal is already inside the programmed window at the start it will immediately detect a trigger event.

The trigger input is continuously sampled with the selected sample rate. The trigger event will be detected if the trigger input is inside the programmed trigger window.




Table 1111: Spectrum API: external trigger register mode setup for in window trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_INWIN	0000080h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the lower trigger level in mV	mV

Outside window trigger

This trigger mode will generate an internal gate signal that can be useful in conjunction with a second trigger mode to gate that second trigger. If using this mode as a single trigger source the card will detect a trigger event at the time when leaving the window defined by the two trigger levels (acting like leaving window trigger) or if the trigger signal is already outside the programmed window at the start it will immediately detect a trigger event.

The trigger input is continuously sampled with the selected sample rate. The trigger event will be detected if the trigger input is outside the programmed trigger window.





Table 112: Spectrum API: external trigger register mode setup for outside window trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_OUTSIDEWIN	00000100h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	ad/write Set it to the upper trigger level in mV	
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the lower trigger level in mV	mV

Channel Trigger

Overview of the channel trigger registers



The channel trigger modes are the most common modes, compared to external equipment like oscilloscopes. The huge variety of different channel trigger modes enables you to observe nearly any part of the analog signal. This chapter is about to explain the different modes in detail. To enable the channel trigger, you have to set the channel triggermode register accordingly. Therefore you have to choose, if you either want only one channel to be the trigger source, or if you want to combine two or more channels to a logical OR or a logical AND trigger.

Image 62: trigger engine overview with channel trigger section marked

For all channel trigger modes, the OR mask must contain the corresponding input channels (channel 0 taken as example here):.

Table 113: Spectrum API: channel trigger OR mask register

Register	r	Value	Direction	Description	
SPC_TRIC	G_CH_ORMASKO	40460	read/write	Defines the OR mask for the channel trigger sources.	
	SPC_TMASK0_CH0	1h	Enables channel0 input for the channel OR mask		

The following table shows the according registers for the two general channel trigger modes. It lists the maximum of the available channel mode registers for your card's series. So it can be that you have less channels installed on your specific card and therefore have less valid channel mode registers. If you try to set a channel that is not installed on your specific card, an error message will be returned.

Table 114: Spectrum API: channel trigger mode registers and available mode settings

Register	Value	Direction	Description		
SPC_TRIG_CH_AVAILMODES	40600	read	Bitmask, in which all bits of the below mentioned modes for the channel trigger are set, if available.		
SPC_TRIG_CH0_MODE	40610	read/write	Sets the trigger mode for channel 0. Channel 0 must be enabled in the channel OR/AND mask.		
SPC_TRIG_CH1_MODE	40611	read/write	read/write Sets the trigger mode for channel 1. Channel 1 must be enabled in the channel OR/AND mas		
SPC_TRIG_CH2_MODE	40612	read/write	read/write Sets the trigger mode for channel 2. Channel 2 must be enabled in the channel OR/AND mas		
SPC_TRIG_CH3_MODE	40613	read/write	Sets the trigger mode for channel 3. Channel 3 must be enabled in the channel OR/AND mask.		
SPC_TM_NONE	00000000h	Channel is not	Channel is not used for trigger detection. This is as with the trigger masks another possibility for disabling char		
SPC_TM_POS	0000001h	Enables the trig	ables the trigger detection for positive edges		
SPC_TM_NEG	0000002h	Enables the trig	nables the trigger detection for negative edges		
SPC_TM_BOTH	00000004h	Enables the trig	nables the trigger detection for positive and negative edges		
SPC_TM_POS SPC_TM_REARM	01000001h	Trigger detecti	Trigger detection for positive edges on level 0. Trigger is armed when crossing level 1 to avoid false trigger on nois		
SPC_TM_NEG SPC_TM_REARM	01000002h	Trigger detection for negative edges on level 1. Trigger is armed when crossing level 0 to avoid false trigger on noise			
SPC_TM_LOW	00000010h	Enables the trig	Enables the trigger detection for LOW levels		
SPC_TM_HIGH	0000008h	Enables the tri	gger detection for HIGH levels		
SPC_TM_WINENTER	00000020h	Enables the wi	indow trigger for entering signals		
SPC_TM_WINLEAVE	00000040h	Enables the wi	indow trigger for leaving signals		
SPC_TM_INWIN	0000080h	Enables the wi	indow trigger for inner signals		
SPC_TM_OUTSIDEWIN	00000100h	Enables the wi	indow trigger for outer signals		
SPC_TM_POS SPC_TM_HYSTERESIS	2000001h	Enables the trig	gger detection for positive edges with hysteresis		
SPC_TM_NEG SPC_TM_HYSTERESIS	20000002h	Enables the tri	gger detection for negative edges with hysteresis		
SPC_TM_POS SPC_TM_REARM SPC_TM_HYSTERESIS	21000001h	Trigger detection for positive edges with hysteresis on level 0. Trigger is armed when crossing level 1 to avoid false trigger on noise			
SPC_TM_NEG SPC_TM_REARM SPC_TM_HYSTERESIS	21000002h	Trigger detecti trigger on nois	on for negative edges with hysteresis on level 1. Trigger is armed when crossing level 0 to avoid false se		
SPC_TM_LOW SPC_TM_HYSTERESIS	20000010h	Enables the tri	gger detection for LOW levels with hysteresis		
SPC_TM_HIGH SPC_TM_HYSTERESIS	2000008h	Enables the tri	gger detection for HIGH levels with hysteresis		

If you want to set up a two channel board to detect only a positive edge on channel 0, you would have to setup the board like the following example. Both of the examples either for the single trigger source and the OR trigger mode do not include the necessary settings for the trigger levels. These settings are detailed described in the following paragraphs.

spcm_dwSetParam_i32 (h	Drv, SPC_TRIG_ORMASK, SPC_TMASK_NONE);	// disable software trigger
spcm dwSetParam i32 (h	Drv, SPC TRIG CH ORMASKO, SPC TMASKO CHO);	// Enable channel 0 in the OR mask
spcm_dwSetParam_i32 (h	Drv, SPC_TRIG_CH0_MODE, SPC_TM_POS);	// Set triggermode of Ch 0 to positive edge

If you want to set up a two channel board to detect a trigger event on either a positive edge on channel 0 or a negative edge on channel 1 you would have to set up your board as the following example shows.

spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_NONE); // disable software trigger spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH_ORMASK0, SPC_TMASK0_CH0 | SPC_TMASK0_CH1); // Enable Ch 0 & Ch 1 spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH0_MODE, SPC_TM_POS); // Set triggermode of Ch 0 to positive edge spcm_dwSetParam_i32 (hDrv, SPC_TRIG_CH1_MODE, SPC_TM_NEG); // Set triggermode of Ch 1 to negative edge

Channel trigger level

All of the channel trigger modes listed above require at least one trigger level to be set (except SPC_TM_NONE of course). Some modes like the window triggers require even two levels (upper and lower level) to be set.

After the data has been sampled, the upper N data bits are compared with the N bits of the trigger levels. The following table shows the level registers and the possible values they can be set to for your specific card.

As the trigger levels are compared to the digitized data, the trigger levels depend on the channels input range. For every input range available to your board there is a corresponding range of trigger levels. On the different input ranges the possible stepsize for the trigger levels differs as well as the maximum and minimum values. The table further below gives you the absolute trigger levels for your specific card series.

M4i.445x/M4x.445x

14 bit resolution for the trigger levels:

Table 115: Spectrum API: channel trigger level registers and available settings

Register	Value	Direction	Description	Range
SPC_TRIG_CH0_LEVEL0	42200	read/write	Trigger level 0 channel 0: main trigger level / upper level if 2 levels used	-8191 to +8191
SPC_TRIG_CH1_LEVEL0	42201	read/write	ad/write Trigger level 0 channel 1: main trigger level / upper level if 2 levels used	
SPC_TRIG_CH2_LEVEL0	42202	read/write	Trigger level 0 channel 2: main trigger level / upper level if 2 levels used	-8191 to +8191
SPC_TRIG_CH3_LEVEL0	42203	read/write	Trigger level 0 channel 3: main trigger level / upper level if 2 levels used	-8191 to +8191
SPC_TRIG_CH0_LEVEL1	42300	read/write	Trigger level 1 channel 0: auxiliary trigger level / lower level if 2 levels used	-8191 to +8191
SPC_TRIG_CH1_LEVEL1	42301	read/write	Trigger level 1 channel 1: auxiliary trigger level / lower level if 2 levels used	-8191 to +8191
SPC_TRIG_CH2_LEVEL1	42302	read/write	Trigger level 1 channel 2: auxiliary trigger level / lower level if 2 levels used	-8191 to +8191
SPC_TRIG_CH3_LEVEL1	42303	read/write	Trigger level 1 channel 3: auxiliary trigger level / lower level if 2 levels used	-8191 to +8191

14bit trigger level representation depending on selected input range

Table 116: Spectrum API: trigger level settings and related input trigger voltage in comparison to input range

	Input ranges										
Triggerlevel	±200 mV	±500 mV	±1 V	±2 V	±2.5 V	±5 V	±10 V				
Path 0 (Buffered)	x	x	x	x	n.a.	x	x				
Path 1 (HF, 50 Ohms)	n.a.	x	x	n.a.	x	x	n.a.				
8191	+199.976 mV	+499.939 mV	+999.878 mV	+1999.756 mV	+2499.695 mV	+4999.390 mV	+9998.779 mV				
8190	+199.951 mV	+499.878 mV	+999.756 mV	+1999.512 mV	+2499.390 mV	+4998.779 mV	+9997.559 mV				
4096	+100.000 mV	+250.000 mV	+500.000 mV	+1000.000 mV	+1250.000 mV	+2500.000 mV	+5000.000 mV				
2	+0.049 mV	+0.122 mV	+0.244 mV	+0.488 mV	+0.610 mV	+1.221 mV	+2.441 mV				
1	+0.024 mV	+0.061 mV	+0.122 mV	+0.244 mV	+0.305 mV	+0.610 mV	+1.221 mV				
0	0 V	0 V	0 V	0 V	0 V	0 V	0 V				
-1	-0.024 mV	-0.061 mV	-0.122 mV	-0.244 mV	-0.305 mV	-0.610 mV	-1.221 mV				
-2	-0.049 mV	-0.122 mV	-0.244 mV	-0.488 mV	-0.610 mV	-1.221 mV	-2.441 mV				
-4096	-100.000 mV	-250.000 mV	-500.000 mV	-1000.000 mV	-2500.000 mV	-2500.000 mV	-5000.000 V				
-8190	-199.951 mV	-499.878 mV	-999.756 mV	-1999.512 mV	-2499.390 mV	-4998.779 mV	-9997.559 mV				
-8191	-199.976 mV	-499.939 mV	-999.878 mV	-1999.756 mV	-2499.695 mV	-4999.390 mV	-9998.779 mV				
Step size	24.41 μV	61.04 μV	122.1 µV	244.1 μV	305.2 μV	610.4 μV	1.22 mV				

The following example shows, how to set up a one channel board to trigger on channel 0 with rising edge. It is assumed, that the input range of channel 0 is set to the the ±200 mV range. The decimal value for SPC_TRIG_CH0_LEVEL0 corresponds then with 5.004 mV, which is the resulting trigger level.

spcm dwSetParam i32 (hI	Drv, SPC TRIG ORMASK, SPC	TMASK NONE);	// disable default software trigger
spcm_dwSetParam_i32 (hI	Drv, SPC_TRIG_CH0_MODE,	SPC_TM_POS);	<pre>// Setting up channel trig (rising edge)</pre>
spcm_dwSetParam_i32 (hI	orv, SPC_TRIG_CH0_LEVEL0,	205);	// Sets 14bit triggerlevel to 5.004 mV
<pre>spcm_dwSetParam_i32 (hI</pre>	Drv, SPC_TRIG_CH_ORMASK0,	SPC_TMASK0_CH0); /	// and enable it within the OR mask

M4i.442x/M4x.442x, M4i.441x/M4x.441x

16 bit resolution for the trigger levels:

Table 117: Spectrum API: channel trigger level registers and available settings

•			-	
Register	Value	Direction	Description	Range
SPC_TRIG_CH0_LEVEL0	42200	read/write	Trigger level 0 channel 0: main trigger level / upper level if 2 levels used	-32767 to +32767
SPC_TRIG_CH1_LEVEL0	42201	read/write	Trigger level 0 channel 1: main trigger level / upper level if 2 levels used	-32767 to +32767
SPC_TRIG_CH2_LEVEL0	42202	read/write	Trigger level 0 channel 2: main trigger level / upper level if 2 levels used	-32767 to +32767
SPC_TRIG_CH3_LEVEL0	42203	read/write	Trigger level 0 channel 3: main trigger level / upper level if 2 levels used	-32767 to +32767
SPC_TRIG_CH0_LEVEL1	42300	read/write	Trigger level 1 channel 0: auxiliary trigger level / lower level if 2 levels used	-32767 to +32767
SPC_TRIG_CH1_LEVEL1	42301	read/write	Trigger level 1 channel 1: auxiliary trigger level / lower level if 2 levels used	-32767 to +32767
SPC_TRIG_CH2_LEVEL1	42302	read/write	Trigger level 1 channel 2: auxiliary trigger level / lower level if 2 levels used	-32767 to +32767
SPC_TRIG_CH3_LEVEL1	42303	read/write	Trigger level 1 channel 3: auxiliary trigger level / lower level if 2 levels used	-32767 to +32767

16bit trigger level representation depending on selected input range

Table 118: Spectrum API: trigger level settings and related input trigger voltage in comparison to input range

	Input ranges										
Triggerlevel	±200 mV	±500 mV	±1 V	±2 V	±2.5 V	±5 V	±10 V				
Path 0 (Buffered)	x	x	x	x	n.a.	x	x				
Path 1 (HF, 50 Ohms)	n.a.	x	x	n.a.	x	x	n.a.				
32767	+199.994 mV	+499.985 mV	+999.969 mV	+1999.939 mV	+2499.924 mV	+4999.847 mV	+9999.695 mV				
32766	+199.988 mV	+499.969 mV	+999.939 mV	+1999.878 mV	+2499.847 mV	+4998.695 mV	+9999.390 mV				
16384	+100.000 mV	+250.000 mV	+500.000 mV	+1000.000 mV	+1250.000 mV	+2500.000 mV	+5000.000 mV				
2	+0.012 mV	+0.031 mV	+0.061 mV	+0.122 mV	+0.153 mV	+0.305 mV	+0.610 mV				
1	+0.006 mV	+0.015 mV	+0.031 mV	+0.061 mV	+0.076 mV	+0.153 mV	+0.305 mV				
0	0 V	0 V	0 V	0 V	0 V	0 V	0 V				
-1	-0.006 mV	-0.015 mV	-0.031 mV	-0.061 mV	-0.076 mV	-0.153 mV	-0.305 mV				
-2	-0.012 mV	-0.031 mV	-0.061 mV	-0.122 mV	-0.153 mV	-0.305 mV	-0.610 mV				
-16384	-100.000 mV	-250.000 mV	-500.000 mV	-1000.000 mV	-2500.000 mV	-2500.000 mV	-5000.000 V				
-32766	-199.988 mV	-499.969 mV	-999.939 mV	-1999.878 mV	-2499.847 mV	-4998.695 mV	-9999.390 mV				
-32767	-199.994 mV	-499.985 mV	-999.969 mV	-1999.939 mV	-2499.924 mV	-4999.847 mV	-9999.695 mV				
Step size	6.10 μV	15.26 μV	30.52 μV	61.04 μV	76.29 μV	152.59 μV	305.18 μV				

The following example shows, how to set up a one channel board to trigger on channel 0 with rising edge. It is assumed, that the input range of channel 0 is set to the the ± 200 mV range. The decimal value for SPC_TRIG_CH0_LEVEL0 corresponds then with 5.004 mV, which is the resulting trigger level.

spcm dwSetParam i32 (hDrv,	SPC TRIG ORMASK, SPC	TMASK NONE);	11	disable default software trigger
<pre>spcm_dwSetParam_i32 ()</pre>	hDrv,	SPC_TRIG_CH0_MODE,	SPC_TM_POS);	11	Setting up channel trig (rising edge)
<pre>spcm_dwSetParam_i32 ()</pre>	hDrv,	SPC_TRIG_CH0_LEVEL0,	819);	11	Sets 16bit triggerlevel to 5.004 mV
spcm_dwSetParam_i32 (hDrv,	SPC_TRIG_CH_ORMASK0,	<pre>SPC_TMASK0_CH0);</pre>	//	and enable it within the OR mask

Reading out the number of possible trigger levels

The Spectrum driver also contains a register that holds the value of the maximum possible different trigger levels considering the above mentioned exclusion of the most negative possible value. This is useful, as new drivers can also be used with older hardware versions, because you can check the trigger resolution during run time. The register is shown in the following table:

Table 119: Spectrum API: trigger level count register

Register	Value	Direction	Description
SPC_READTRGLVLCOUNT	2500	r	Contains the number of different possible trigger levels meaning \pm of the value.

In case of a board that uses 8 bits for trigger detection the returned value would be 127, as either the zero and 127 positive and negative values are possible. The resulting trigger step width in mV can easily be calculated from the returned value. It is assumed that you know the actually selected input range.

To give you an example on how to use this formula we assume, that the ± 1.0 V input range is selected and the board uses 8 bits for trigger detection. The result would be 7.81 mV, which is the step width for your type of board within the actually chosen input range.

Trigger step width = $\frac{\text{Input Range}_{max}}{\text{Number of trigger levels + 1}}$

Trigger step width =
$$\frac{+1000 \text{ mV}}{127 + 1}$$

Detailed description of the channel trigger modes

For all channel trigger modes, the OR mask must contain the corresponding input channels (channel 0 taken as example here):

Table 120: Spectrum API: channel trigger OR mask register

Registe	r	Value	Direction	Description
SPC_TRIC	G_CH_ORMASKO	40460	read/write	Defines the OR mask for the channel trigger sources.
	SPC_TMASK0_CH0	1h	Enables channel0 input for the channel OR mask	

Channel trigger on positive edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) then the trigger event will be detected.

These edge triggered channel trigger modes correspond to the trigger possibilities of usual oscilloscopes.





Table 121: Spectrum API: channel trigger register settings for positive edge trigger

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS	1h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependent

Channel trigger on negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from higher values to lower values (falling edge) then the trigger event will be detected.






Table 122: Spectrum API: channel trigger register settings for negative edge trigger

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG	2h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependent

Channel trigger on positive and negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal (either rising or falling edge) the trigger event will be detected.

These edge triggered channel trigger modes correspond to the trigger possibilities of usual oscilloscopes.




Table 123: Spectrum API: channel trigger register settings for positive and negative edge trigger

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_BOTH	4h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependent

Channel re-arm trigger on positive edge

The analog input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from lower to higher values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) then the trigger event will be detected and the trigger engine will be disarmed. A new trigger event is only detected if the trigger engine is armed again.

The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.




Table 124: Spectrum API: channel trigger register settings for re-arm trigger on positive edge

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_REARM	01000001h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the re-arm level relatively to the channel's input range	board dependent

Channel re-arm trigger on negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from higher to lower values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the channel's signal from higher values to lower values (falling edge) then the trigger event will be detected and the trigger engine will be disarmed. A new trigger event is only detected, if the trigger engine is armed again.

The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.




Table 125: Spectrum AP	: channel trigger	register settings	for re-arm trigger	on negative edge

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_REARM	0100002h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Defines the re-arm level relatively to the channel's input range	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependent

Channel window trigger for entering signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window. Every time the signal enters the window from the outside, a trigger event will be detected.




Table 126: Spectrum API: channel trigger register settings for window trigger for entering signals

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINENTER	0000020h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependent

Channel window trigger for leaving signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window. Every time the signal leaves the window from the inside, a trigger event will be detected.




Table 127: Spectrum API: channel trigger register settings for window trigger for leaving signals

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINLEAVE	00000040h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependent

High level trigger

This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. If using this mode as a single trigger source the card will detect a trigger event at the time when entering the high level (acting like positive edge trigger) or if the analog signal is already above the programmed level at the start it will immediately detect a trigger event.

The channel is continuously sampled with the selected sample rate. The trigger event will be detected if the analog signal is above the programmed trigger level.




Table 128: Spectrum API: channel trigger register settings for high level trigger

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_HIGH	0000008h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependent

Low level trigger

This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. If using this mode as a single trigger source the card will detect a trigger event at the time when entering the low level (acting like negative edge trigger) or if the signal is already above the programmed level at the start it will immediately detect a trigger event.

The channel is continuously sampled with the selected sample rate. The trigger event will be detected if the analog signal is below the programmed trigger level.




Table 129: Spectrum API: channel trigger register settings for low level trigger

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_LOW	00000010h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependent

In window trigger

This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. If using this mode as a single trigger source the card will detect a trigger event at the time when entering the window defined by the two trigger levels (acting like window enter trigger) or if the signal is already inside the programmed window at the start it will immediately detect a trigger event.

The channel is continuously sampled with the selected sample rate. The trigger event will be detected if the analog signal is inside the programmed trigger window.




Table 130: Spectrum API: channel trigger register settings for in-window trigger

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_INWIN	00000080h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependent

Outside window trigger

This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. If using this mode as a single trigger source the card will detect a trigger event at the time when leaving the window defined by the two trigger levels (acting like leaving window trigger) or if the signal is already outside the programmed window at the start it will immediately detect a trigger event.

The channel is continuously sampled with the selected sample rate. The trigger event will be detected if the analog signal is outside the programmed trigger window.




Table 131: Spectrum API: channel trigger register settings for outside-window trigger

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_OUTSIDEWIN	00000100h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependent

Channel hysteresis trigger on positive edge

This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) the gate starts.

When the signal crosses the programmed hysteresis level from higher values to lower values (falling edge) then the gate will stop.

As this mode is purely edge-triggered, the high level at the cards start time does not trigger the board.




Table 132: Spectrum API: register settings for channel hysteresis trigger on positive edge

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_HYSTERESIS	2000001h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the hysteresis level relatively to the channel's input range	board dependant

Channel hysteresis trigger on negative edge

This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the programmed trigger level is crossed by the channel's signal higher values to lower values (falling edge) the gate starts.

When the signal crosses the programmed hysteresis level from lower values to higher values (rising edge) then the gate will stop.

As this mode is purely edge-triggered, the low level at the cards start time does not trigger the board.





Table 133: Spectrum API: register settings for channel hysteresis trigger on negative edge

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_HYSTERESIS	2000002h
SPC_TRIG_CHO_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the hysteresis level relatively to the channel's input range	board dependant

Channel re-arm hysteresis trigger on positive edge

This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the programmed re-arm/hysteresis level is crossed from lower to higher values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) then the gate starts and the trigger engine will be disarmed. If the programmed re-arm/hysteresis level is crossed by the channel's signal from higher values to lower values (falling edge) the gate stops.



A new trigger event is only detected, if the trigger engine is armed again. The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.


Table 134: Spectrum API: register settings for channel hysteresis re-arm trigger on positive edge

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_REARM SPC_TM_HYSTERESIS	21000001h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the re-arm and hysteresis level relatively to the channel's input	board dependant
			range	

Channel re-arm hysteresis trigger on negative edge

This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the programmed re-arm/hysteresis level is crossed from higher to lower values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the channel's signal from higher values to lower values (falling edge) then the gate starts and the trigger engine will be disarmed. If the programmed re-arm/hysteresis level is crossed by the channel's signal from lower values to higher values (rising edge) the gate stops.



A new trigger event is only detected, if the trigger engine is armed again. The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.

Table 135: Spectrum API: register settings for channel hysteresis re-arm trigger on negative edge

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_REARM SPC_TM_HYSTERESIS	21000002h

Table 135: Spectrum API: register settings for channel hysteresis re-arm trigger on negative edge

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_LEVEL0	42200	read/write	Defines the trigger level relatively to the channel's input range	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the re-arm and hysteresis level relatively to the channel's input range	board dependant

High level hysteresis trigger

This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the signal is equal or higher than the programmed trigger level the gate starts.

When the signal is lower than the programmed hysteresis level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.

Table 136: Spectrum API: register settings for high-level channel hysteresis trigger

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_HIGH SPC_TM_HYSTERESIS	2000008h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the hysteresis level relatively to the channel's input range	board dependant

Start

trigger level

Low level hysteresis trigger

This trigger mode will generate an internal gate signal that can be useful for masking a second trigger event generated by a different mode. The analog input is continuously sampled with the selected sample rate.

If the signal is equal or lower than the programmed trigger level the gate starts.


When the signal is higher than the programmed hysteresis level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.

Table 137: Spectrum API: register settings for low-level channel hysteresis trigger

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_LOW SPC_TM_HYSTERESIS	20000010h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependant
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the hysteresis level relatively to the channel's input range	board dependant

Gate



hysteresis leve

Multi Purpose I/O Lines

On-board I/O lines (X0, X1, X2)

The M4i/M4x series cards and the based upon digitizerNETBOX, generatorNETBOX and hybridNETBOX products have three multi purpose I/O lines that can be used for a wide variety of functions to help the interconnection with external equipment. The functionality of these multi purpose I/O lines can be software programmed and each of these lines can either be used for input or output.

The multi purpose I/O lines may be used as status outputs such as trigger output or internal arm/run as well as for asynchronous I/O to control external equipment as well as additional digital input lines that are sampled synchronously with the analog data.

The multi purpose I/O lines are available on the front plate and labeled with XO (line 0), X1 (line 1) and X2 (line 2). As default these lines are switched off.

Analog ADC Channel(s)	Trig Level 1	AID Cards only	
Input Stage	C Trigger Detection	Channel(s) Star-Hub (Option)	
	Trig Level 0	Ext1 OR offer OR	
Analog Trigger Input (Ext0)	Trig Level 1	PALIziggers	
Input Stoge	Trigger Detection Trig Level 0	Eace Trigger	elay
Analog Trigger Input (Ext1)		Ext0	
Input Stoge	Trigger Detection	AND BRITING	
Multi Purpose I/O (X0, X1, X2)	Digital Input	_Inable Trigger Pulse Generator (Option)	וה
Run/Arm/PGes Asynchronous Enable	V Asynchrous In	Run/Arm/Trig/PGen/X0,X1,X2 In/>	ļ
V		*	

Image 63: trigger overview with multi-purpose lines marked

As default (power-on and after reset command) the I/O capable lines are switched off and hence are not actively driven. Hence the on-board 10k Ohm pull-up resistors are pulling these lines to logic HIGH. If a logic LOW is required, external lower-value (1k Ohm) pull-down resistors might be used.

Please be careful when programming these lines as an output whilst maybe still being connected with an external signal source, as that may damage components either on the external equipment or on the card itself.

Programming the behavior

Each multi purpose I/O line can be individually programmed. Please check the available modes by reading the SPCM_X0_AVAILMODES, SPCM_X1_AVAILMODES and SPCM_X2_AVAILMODES register first. The available modes may differ from card to card and may be enhanced with new driver/firmware versions to come.

Table 138: Spectrum	API: multi-purpose I/	O lines registers and	available register settings

gister	Value	Direction	Description	
CM_X0_AVAILMODES	47210	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X0)	
CM_X1_AVAILMODES	47211	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X1)	
CM_X2_AVAILMODES	47212	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X2)	
CM_X0_MODE	47200	read/write	Defines the mode for (X0). Only one mode selection is possible to be set at a time	
CM_X1_MODE	47201	read/write	Defines the mode for (X1). Only one mode selection is possible to be set at a time	
CM_X2_MODE	47202	read/write	Defines the mode for (X2). Only one mode selection is possible to be set at a time	
SPCM_XMODE_DISABLE	00000000h	No mode sele	cted. Output is tristate (default setup)	
SPCM_XMODE_ASYNCIN	0000001h	Connector is p next chapter.	programmed for asynchronous input. Use SPCM_XX_ASYNCIO to read data asynchronous as shown in	
SPCM_XMODE_ASYNCOUT	0000002h	Connector is p in next chapte	programmed for asynchronous output. Use SPCM_XX_ASYNCIO to write data asynchronous as shown rr.	
SPCM_XMODE_DIGIN	00000004h	A/D cards only: Connector is programmed for synchronous digital input. For each analog channel, one digital channel X0/X1/X integrated into the ADC data stream. Depending on the ADC resolution of your card the resulting merged sampl can have different formats. Please check the "Sample format" chapter for more details. Please note that automati sign extension of analog data is ineffective as soon as one digital input line is activated and the software must pr erly mask out the digital bits.		
SPCM_XMODE_DIGOUT	0000008h	D/A cards only: Connector is programmed for synchronous digital output. Digital channels can be "included" within the analog sc ples and synchronously replayed along. Requires additional MODE bits to be set along with this flag, as explaine later on.		
SPCM_XMODE_TRIGOUT	0000020h	Connector is programmed as trigger output and shows the trigger detection. The trigger output goes HIGH as soc the trigger is recognized. After end of acquisition it is LOW again. In Multiple Recording/Gated Sampling/ABA mode it goes LOW after the acquisition of the current segment stops. In FIFO single mode the trigger output is H until FIFO mode is stopped.		
SPCM_XMODE_DIGIN2BIT	00000080h	Connector is programmed for digital input. For each analog channel, two digital channels X0/X1/X2 are integrat into the ADC data stream. Depending on the ADC resolution of your card the resulting merged samples can have ferent formats. Please check the data format chapter to see more details. Please note that automatic sign extension analog data is ineffective as soon as one digital input line is activated and the software must properly mask out th digital bits.		
SPCM_XMODE_RUNSTATE	00000100h	Connector shows the current run state of the card. If acquisition/output is running the signal is HIGH. If card has stopped the signal is LOW.		
SPCM_XMODE_ARMSTATE	00000200h	Connector shows the current ARM state of the card. If the card is armed and ready to receive a trigger the signal HIGH. If the card isn't running or the card is still acquiring pretrigger data or the trigger has been detected the sig is LOW.		
SPCM_XMODE_REFCLKOUT	00001000h	Connector refl	lects the internally generated PLL reference clock in the range of 10 to 62.5 MHz.	
SPCM_XMODE_CONTOUTMARK	00002000h		rds only: outputs a HIGH pulse as continuous marker signal for continuous replay mode. The marker sig 2 of the programmed memory size.	

SPCM_XMODE_SYSCLKOUT	00004000h	Connector reflects the internally generated system clock in the range of 2.5 up to 156.25 MHz.
SPCM_XMODE_PULSEGEN	00080000h	<u>A/D and D/A cards only (optional):</u> Connector reflects the output of the same index pulse generator (X0 output from pulse generator 0, X1 from pulse gen- erator 1 etc.). For details on the pulse generator option please consult the "Pulse Generator (Option)" chapter.



Please note that a change to the SPCM_X0_MODE, SPCM_X1_MODE or SPCM_X2_MODE will only be updated with the next call to either the M2CMD_CARD_START or M2CMD_CARD_WRITESETUP register. For further details please see the relating chapter on the M2CMD_CARD registers.

Using asynchronous I/O

To use asynchronous I/O on the multi purpose I/O lines it is first necessary to switch these lines to the desired asynchronous mode by programming the above explained mode registers. As a special feature asynchronous input can also be read if the mode is set to trigger input or digital input.

Table 139: Spectrum API: asynchronous I/O register settings of the multi-purpose I/O registers

Register	Value	Direction	Description
SPCM_XX_ASYNCIO	47220	read/write	Connector X0 is linked to bit 0 of the register, connector X1 is linked to bit 1 while connector X2 is linked to bit 2 of this register. Data is written/read immediately without any relation to the currently used sampling rate or mode. If a line is programmed to output, reading this line asynchronously will return the current output level.

Example of asynchronous write and read. We write a high pulse on output X1 and wait for a high level answer on input X0:

```
spcm_dwSetParam_i32 (hDrv, SPCM_X0_MODE, SPCM_XMODE_ASYNCIN); // X0 set to asynchronous input
spcm_dwSetParam_i32 (hDrv, SPCM_X1_MODE, SPCM_XMODE_ASYNCOUT); // X1 set to asynchronous output
spcm_dwSetParam_i32 (hDrv, SPCM_X2_MODE, SPCM_XMODE_TRIGOUT); // X2 set to trigger output
spcm_dwSetParam_i32 (hDrv, SPCM_XX_ASYNCIO, 0); // programming a high pulse on output
spcm_dwSetParam_i32 (hDrv, SPCM_XX_ASYNCIO, 2);
spcm_dwSetParam_i32 (hDrv, SPCM_XX_ASYNCIO, 0);
do {
    spcm_dwGetParam_i32 (hDrv, SPCM_XX_ASYNCIO, &lAsyncIn); // read input in a loop
    while ((lAsyncIn & 1) == 0); // until X0 is going to high level
```

Special behavior of trigger output

As the driver of the M4i/M4x series is the same as the driver for the M2i/M3i series and some old software may rely on register structure of the M2i/M3i card series, there is a special compatible trigger output register that will work according to the M2i/M3i series style. It is not recommended to use this register unless you're writing software for multiple card series:

Table 140: Spectrum API: additional trigger output register for compatibility with older hardware

Register	Value	Direction	Description
SPC_TRIG_OUTPUT	40100	read/write	M2i style trigger output programming. Write a "1" to enable: - X2 trigger output (SPCM_X2_MODE = SPCM_XMODE_TRIGOUT) - X1 arm state (SPCM_X1_MODE = SPCM_XMODE_ARMSTATE). - X0 run state (SPCM_X0_MODE = SPCM_XMODE_RUNSTATE). Write a "0" to disable all three outputs: - SPCM_X0_MODE = SPCM_X1_MODE = SPCM_X2_MODE = SPCM_XMODE_DISABLE



The SPC_TRIG_OUTPUT register overrides the multi purpose I/O settings done by SPCM_X0_MODE, SPCM_X-1_MODE and SPCM_X2_MODE and vice versa. Do not use both methods together from within one program.

Synchronous digital inputs

The cards of the M4i.44xx series allow two modes to optionally record synchronous digital channels along with analog acquisition. The table below shows the related registers and the values that correspond with the different possibilities. These two modes are exclusively available for the on-board X0, X1 and X2 lines and when set the sample format for all active channels according to the table further below:

Regis	ter	Value	Direction	Description		
SPCM	_X0_AVAILMODES	47210	read	Bitmask with all bits of the below mentioned modes showing the available modes for (XO)		
SPCM	_X1_AVAILMODES	47211	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X1)		
SPCM	_X2_AVAILMODES	47212	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X2)		
SPCM	_X0_MODE	47200	read/write	Defines the mode for (X0). Only one mode selection is possible to be set at a time		
SPCM	_X1_MODE	47201	read/write	Defines the mode for (X1). Only one mode selection is possible to be set at a time		
SPCM	_X2_MODE	47202	read/write	Defines the mode for (X2). Only one mode selection is possible to be set at a time		
	SPCM_XMODE_DISABLE	0000000h	No mode selected. Output is tristate (default setup)			
	SPCM_XMODE_DIGIN	00000004h	A/D cards only: Connector is programmed for synchronous digital input. For each analog channel, one digital channel X0/X1/X2 is integrated into the ADC data stream. Depending on the ADC resolution of your card the resulting merged samples can have different formats. Please check the "Sample format" chapter for more details. Please note that automatic sign extension of analog data is ineffective as soon as one digital input line is activated and the software must prop- erly mask out the diaital bits.			
	SPCM_XMODE_DIGIN2BIT	00000080h	Connector is programmed for digital input. For each analog channel, two digital channels X0/X1/X2 are integrate into the ADC data stream. Depending on the ADC resolution of your card the resulting merged samples can have a ferent formats. Please check the data format chapter to see more details. Please note that automatic sign extension a analog data is ineffective as soon as one digital input line is activated and the software must properly mask out the digital bits.			

Table 141: Spectrum API: multi-purpose I/O lines registers and available register settings

The driver will automatically scale the analog samples prior to inserting the digital channels to keep the channel at the maximum possible resolution.

Sample Format

If the card is using 14 bit A/D samples, they are by default stored in two's complement in the lower 14 bit of the 16 bit data word. 14 bit resolution means that data is ranging from -8192...to...+8191. In standard mode the upper two bits contain the sign extension allowing to directly use the read data as 16 bit integer values. If the card is using 16 bit A/D samples, they are by default stored in two's complement in the 16 bit data word. 16 bit resolution means that data is ranging from -32768...to...+32767. Data is stored in little-endian format, the upper 8 bit come first and the lower 8 bit second:

Table 142: sample forma	it depending on the car	d model and the activated	additional diaital inputs

	Stand	lard Mode	Digital inp	uts enabled	Digital inputs enabled			
		SPCM_XM	ODE_DIGIN	SPCM_XMO	DE_DIGIN2BIT			
	M4i.445x, M4i.448x	M4i.441x, M4i.442x, M4i.447x	M4i.445x, M4i.448x	M4i.441x, M4i.442x, M4i.447x	M4i.445x, M4i.448x	M4i.441x, M4i.442x, M4i.447x		
Data bit	14 bit ADC resolution	16 bit ADC resolution	14 bit ADC resolution	15 bit ADC resolution	14 bit ADC resolution	14 bit ADC resolution		
D15	ADx Bit 13 (sign extension)	ADx Bit 15 (MSB)	44x1 (4 Ch) models: Ch3: Digital bit 0 (X0) Ch2: Digital bit 2 (X2) Ch1: Digital bit 1 (X1) Ch0: Digital bit 0 (X0)	44x1 (4 Ch) models: Ch3: Digital bit 0 (X0) Ch2: Digital bit 2 (X2) Ch1: Digital bit 1 (X1) Ch0: Digital bit 0 (X0)	44x1 (4 Ch) models: Ch3: Digital bit 0 (X0) Ch2: Digital bit 2 (X2) Ch1: Digital bit 1 (X1) Ch0: Digital bit 0 (X0)	44x1 (4 Ch) models: Ch3: Digital bit 0 (X0) Ch2: Digital bit 2 (X2) Ch1: Digital bit 1 (X1) Ch0: Digital bit 0 (X0)		
			44x0 (2 Ch) models: Ch1: Digital bit 1 (X2) Ch0: Digital bit 0 (X0)	44x0 (2 Ch) models: Ch1: Digital bit 1 (X2) Ch0: Digital bit 0 (X0)	44x0 (2 Ch) models: Ch1: Digital bit 1 (X2) Ch0: Digital bit 0 (X0)	44x0 (2 Ch) models: Ch1: Digital bit 1 (X2) Ch0: Digital bit 0 (X0)		
D14	ADx Bit 13 (sign extension)	ADx Bit 14	ADx Bit 13 (sign extension)	ADx Bit 15 (MSB)	44x1 (4 Ch) models: Ch3: Digital bit 1 (X1) Ch2: Digital bit 0 (X0) Ch1: Digital bit 2 (X2) Ch0: Digital bit 1 (X1) 44x0 (2 Ch) models: Ch1: Digital bit 1 (X0)	44x1 (4 Ch) models: Ch3: Digital bit 1 (X1) Ch2: Digital bit 0 (X0) Ch1: Digital bit 2 (X2) Ch0: Digital bit 1 (X1) 44x0 (2 Ch) models: Ch1: Digital bit 1 (X0)		
					Ch0: Digital bit 0 (X1)	Ch0: Digital bit 0 (X1)		
D13	ADx Bit 13 (MSB)	ADx Bit 13	ADx Bit 13 (MSB)	ADx Bit 14	ADx Bit 13 (MSB)	ADx Bit 15 (MSB)		
D12	ADx Bit 12	ADx Bit 12	ADx Bit 12	ADx Bit 13	ADx Bit 12	ADx Bit 14		
D11	ADx Bit 11	ADx Bit 11	ADx Bit 11	ADx Bit 12	ADx Bit 11	ADx Bit 13		
D10	ADx Bit 10	ADx Bit 10	ADx Bit 10	ADx Bit 11	ADx Bit 10	ADx Bit 12		
D9	ADx Bit 9	ADx Bit 9	ADx Bit 9	ADx Bit 10	ADx Bit 9	ADx Bit 11		
D8	ADx Bit 8	ADx Bit 8	ADx Bit 8	ADx Bit 9	ADx Bit 8	ADx Bit 10		
D7	ADx Bit 7	ADx Bit 7	ADx Bit 7	ADx Bit 8	ADx Bit 7	ADx Bit 9		
D6	ADx Bit 6	ADx Bit 6	ADx Bit 6	ADx Bit 7	ADx Bit 6	ADx Bit 8		
D5	ADx Bit 5	ADx Bit 5	ADx Bit 5	ADx Bit 6	ADx Bit 5	ADx Bit 7		
D4	ADx Bit 4	ADx Bit 4	ADx Bit 4	ADx Bit 5	ADx Bit 4	ADx Bit 6		
D3	ADx Bit 3	ADx Bit 3	ADx Bit 3	ADx Bit 4	ADx Bit 3	ADx Bit 5		
D2	ADx Bit 2	ADx Bit 2	ADx Bit 2	ADx Bit 3	ADx Bit 2	ADx Bit 4		

Table 142: sample format depending on the card model and the activated additional digital inputs

	Standar	d Mode	Digital inpu		Digital inputs enabled			
			SPCM_XM	ODE_DIGIN	SPCM_XMOD	DE_DIGIN2BIT		
	M4i.445x, M4i.448x	M4i.441x, M4i.442x, M4i.447x	M4i.445x, M4i.448x	M4i.441x, M4i.442x, M4i.447x	M4i.445x, M4i.448x	M4i.441x, M4i.442x, M4i.447x		
Data bit	14 bit ADC resolution	16 bit ADC resolution	14 bit ADC resolution	15 bit ADC resolution	14 bit ADC resolution	14 bit ADC resolution		
D1	ADx Bit 1	ADx Bit 1	ADx Bit 1	ADx Bit 2	ADx Bit 1	ADx Bit 3		
DO	ADx Bit 0 (LSB)	ADx Bit 0 (LSB)	ADx Bit 0 (LSB)	ADx Bit 1 (LSB)	ADx Bit 0 (LSB)	ADx Bit 2 (LSB)		



Please note that automatic sign extension of analog data is ineffective as soon as one digital input line is activated and the software must properly mask out all the digital bits from the samples.

The following example shows how to enable a single digital channels for all analog channels (four in this example)

```
// enable all four analog channels
spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNEL0 | CHANNEL1 | CHANNEL2 | CHANNEL3);
// enable acquisition of one digital bit per analog channel
spcm_dwSetParam_i32 (hDrv, SPCM_X0_MODE, SPCM_XMODE_DIGIN); // X0 set to synchronous input
spcm_dwSetParam_i32 (hDrv, SPCM_X1_MODE, SPCM_XMODE_DIGIN); // X1 set to synchronous input
spcm_dwSetParam_i32 (hDrv, SPCM_X2_MODE, SPCM_XMODE_DIGIN); // X2 set to synchronous input
```

The following example shows how to enable two digital channels for all analog channels (two in this example)

// enable two analog channels
spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNEL0 | CHANNEL1);
// enable acquisition of two digital bits per analog channel
spcm_dwSetParam_i32 (hDrv, SPCM_X0_MODE, SPCM_XMODE_DIGIN2BIT); // X0 set to synchronous input
spcm_dwSetParam_i32 (hDrv, SPCM_X1_MODE, SPCM_XMODE_DIGIN2BIT); // X1 set to synchronous input
spcm_dwSetParam_i32 (hDrv, SPCM_X2_MODE, SPCM_XMODE_DIGIN2BIT); // X2 set to synchronous input

Mode Multiple Recording

The Multiple Recording mode allows the acquisition of data blocks with multiple trigger events without restarting the hardware.

The on-board memory will be divided into several segments of the same size. Each segment will be filled with data when a trigger event occurs (acquisition mode).

As this mode is totally controlled in hardware there is a very small re-arm time from end of one segment until the trigger detection is enabled again. You'll find that re-arm time in the technical data section of this manual.

The following table shows the register for defining the structure of the segments to be recorded with each trigger event.




Image 64: Drawing of Multiple Recording acquisition

Table 143: Spectrum API: software registers for Multiple Recording mode setup

Register	Value	Direction	Description
SPC_POSTTRIGGER	10100	read/write	Acquisition only: defines the number of samples to be recorded per channel after the trigger event.
SPC_SEGMENTSIZE	10010	read/write	Size of one Multiple Recording segment: the total number of samples to be recorded per channel after detection of one trigger event including the time recorded before the trigger (pre trigger).

Each segment in acquisition mode can consist of pretrigger and/or posttrigger samples. The user always has to set the total segment size and the posttrigger, while the pretrigger is calculated within the driver with the formula: [pretrigger] = [segment size] - [posttrigger].

When using Multiple Recording the maximum pretrigger is limited depending on the number of active channels. When the calculated value exceeds that limit, the driver will return the error ERR_PRETRIGGERLEN. Please have a look at the table further below to see the maximum pretrigger length that is possible.

Recording modes

Standard Mode

With every detected trigger event one data block is filled with data. The length of one multiple recording segment is set by the value of the segment size register SPC_SEGMENTSIZE. The total amount of samples to be recorded is defined by the memsize register. Memsize must be set to a a multiple of the segment size. The table below shows the register for enabling Multiple Recording. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter earlier in this manual.

Table 144: Spectrum API: card mode register and multiple recording settings

Register	Register Value Directio		Direction	Description		
SPC_CA	RDMODE	9500	read/write Defines the used operating mode			
	SPC_REC_STD_MULTI	2	Enables Multiple Recording for standard acquisition.			

The total number of samples to be recorded to the on-board memory in Standard Mode is defined by the SPC_MEMSIZE register.

Table 145: Spectrum API: memory and loop registers with related multiple recording settings

Register	Value	Direction	Description
SPC_MEMSIZE	10000	read/write	Defines the total number of samples to be recorded per channel.

FIFO Mode

The Multiple Recording in FIFO Mode is similar to the Multiple Recording in Standard Mode. In contrast to the standard mode it is not necessary to program the number of samples to be recorded. The acquisition is running until the user stops it. The data is read block by block by the driver as described under FIFO single mode example earlier in this manual. These blocks are online available for further data processing by the user program. This mode significantly reduces the amount of data to be transferred on the PCI bus as gaps of no interest do not have to be transferred. This enables you to use faster sample rates than you would be able to in FIFO mode without Multiple Recording. The advantage of Multiple Recording in FIFO mode is that you can stream data online to the host system. You can make real-time data processing or store a huge amount of data to the hard disk. The table below shows the dedicated register for enabling Multiple Recording. For detailed information how to setup and start the board in FIFO mode please refer to the according chapter earlier in this manual.

Table 146: Spectrum API: card mode register and multiple replay FIFO mode settings

Register Value		Value	Direction	Description		
SPC_CARDMODE 950		9500	read/write	Defines the used operating mode		
	SPC_REC_FIFO_MULTI	32	Enables Multip	Enables Multiple Recording for FIFO acquisition.		

The number of segments to be recorded must be set separately with the register shown in the following table:

Table 147: Spectrum API: loops register settings when using Multiple Replay FIFO mode

Register Value		Direction	Description				
SPC_LOOPS 10020		read/write	Defines the number of segments to be recorded				
	0			Recording will be infinite until the user stops it.			
1 [4G - 1]			Defines the total segments to be recorded.				

Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind that each sample needs 2 bytes of memory to be stored. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory

Table 148: Spectrum API: Limits of pre trigger, post trigger and memory size

Activated	Used		Memory size			Pre trigger	_		Post trigger			Segment siz			Loops	_
Channels	Mode		SPC_MEMSIZ			SPC_PRETRIGGER			SPC_POSTTRIGGER		SPC_SEGMENTSIZE			SPC_LOOPS		
		Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step
1 Ch	Standard Single	32	Mem	16	16							not used			not used	
						ned by mem and										
	Standard Multi/ABA	32	Mem	16	16	8k	16	16	Mem/2-16	16	32	Mem/2	16		not used	
						d by segment ar			d by max pretr	00 /						
	Standard Gate	32	Mem	16	16	8k	16	16	Mem-16	16		not used			not used	
	Standard Average					or the limits in th		please r	efer to the ded	icated a				_		
	FIFO Single		not used		16	8k	16		not used		32	8G - 16	16	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		16	8k	16	16	8G-16	16	32	pre+post	16	(∞) 0	4G - 1	1
					·	d by segment ar	id post)		d by max pretr	igger)						
	FIFO Gate		not used		16	8k	16	16	8G - 16	16		not used		(∞) 0	4G - 1	1
	FIFO Average				F	or the limits in th	is mode	please r	efer to the ded	icated a	chapter i	n this manua	al.			
2 Ch	Standard Single	32	Mem/2	16	16	Mem/2 - 16	16	16	8G - 16	16		not used			not used	
					(defir	ned by mem and	post)									
	Standard Multi/ABA	32	Mem/2	16	16	8k	16	16	Mem/4-16	16	32	Mem/4	16		not used	
					(define	ed by segment ar	nd post)	(Limite	d by max pretr	igger)						
	Standard Gate	32	Mem/2	16	16	8k	16	16	Mem/2-16	16		not used			not used	
	Standard Average		For the limits in this mode please refer to the dedicated chapter in this manual.													
	FIFO Single		not used		16	8k	16		not used		32	8G - 16	16	(∞) 0	4G - 1	1
	FIFO Multi/ABA		not used		16	8k	16	16	8G-16	16	32	pre+post	16	(∞) 0	4G - 1	1
					(define	ed by segment ar	nd post)	(Limite	d by max pretr	igger)						
	FIFO Gate		not used		16	8k	16	16	8G - 16	16		not used		(∞) 0	4G - 1	1
	FIFO Average				F	or the limits in th	is mode	please r	efer to the ded	icated a	chapter i	n this manua	al.			
4 Ch	Standard Single	32	Mem/4	16	16	Mem/4 - 16	16	16	8G - 16	16		not used			not used	
					(defir	ned by mem and	post)									
	Standard Multi/ABA	32	Mem/4	16	16	8k	16	16	Mem/8-16	16	32	Mem/8	16		not used	
					(define	ed by segment ar	nd post)	(Limite	d by max pretr	igger)						
	Standard Gate	32	Mem/4	16	16	8k	16	16	Mem/4-16	16		not used			not used	
	Standard Average				F	or the limits in th	is mode	please r	lease refer to the dedicated chapter in this manual.							
	FIFO Single		not used		16	8k	16		not used		32	8G - 16	16	(∞) 0	4G - 1	1
	FIFO Multi/ABA		not used		16	8k	16	16	8G-16	16	32	pre+post	16	(∞) O	4G - 1	1
					(define	d by segment ar	nd post)	(Limite	d by max pretr	igger)						
	FIFO Gate		not used		16	8k	16	16	8G - 16	16		not used		(∞) 0	4G - 1	1
	FIFO Average				F	or the limits in th	is mode	please r	efer to the ded	icated a	hapter i	n this manua	al.			

All figures listed here are given in samples. An entry of [8G - 16] means [8 GSamples - 16] = 8,589,934,576 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

	Installed Memory
	2 GSample
Mem	2 GSample
Mem / 2	1 GSample
Mem / 4	512 MSample
Mem / 8	256 MSample

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values is programmed depends on the used mode. Please read the detailed documentation of the mode.

Multiple Recording and Timestamps

Multiple Recording is well matching with the timestamp option. If timestamp recording is activated each trigger event and therefore each Multiple Recording segment will get timestamped as shown in the drawing on the right.

Please keep in mind that the trigger events are timestamped, not the beginning of the acquisition. The first sample that is available is at the time position of [Timestamp - Pretrigger].

The programming details of the timestamp option is explained in an extra chapter.

Trigger Modes

When using Multiple Recording all of the card's trigger modes can be used including the software trigger. For detailed information on the available trigger modes, please take a look at the relating chapter earlier in this manual.

Programming examples

The following example shows how to set up the card for Multiple Recording in standard mode.

The following example shows how to set up the card for Multiple Recording in FIFO mode.




Image 65: drawing of Multiple Recording Acquisition with Timestamps

Mode Gated Sampling

The Gated Sampling mode allows the data acquisition controlled by an external or an internal gate signal. Data will only be recorded if the programmed gate condition is true. When using the Gated Sampling acquisition mode it is in addition also possible to program a pre- and/or posttrigger for recording samples prior to and/or after the valid gate.

This chapter will explain all the necessary software register to set up the card for Gated Sampling properly.

The section on the allowed trigger modes deals with detailed description on the different trigger events and the resulting gates.




Image 66: Drawing of Gated Sampling mode

When using Gated Sampling the maximum pretrigger is limited as shown in the technical data section. When the programmed value exceeds that limit, the driver will return the error ERR_PRETRIGGERLEN.

Table 149: Spectrum API: registers and settings for Gated Sampling mode

Register	Value	Direction	Description
SPC_PRETRIGGER	10030	read/write	Defines the number of samples to be recorded per channel prior to the gate start.
SPC_POSTTRIGGER	10100	read/write	Defines the number of samples to be recorded per channel after the gate end.

Acquisition modes

Standard Mode

Data will be recorded as long as the gate signal fulfils the programmed gate condition. At the end of the gate interval the recording will be stopped and the card will pause until another gates signal appears. If the total amount of data to acquire has been reached, the card stops immediately. For that reason the last gate segment is ended by the expiring memory size counter and not by the gate end signal. The total amount of samples to be recorded can be defined by the memsize register. The table below shows the register for enabling Gated Sampling. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter earlier in this manual.

Table 150: Spectrum API: card mode register and settings for Gated Sampling standard mode

Register Value		Value	Direction	Description
SPC_CARDMODE 9500		9500	read/write	Defines the used operating mode
	SPC_REC_STD_GATE	4	Enables Gated	Sampling for standard acquisition.

The total number of samples to be recorded to the on-board memory in Standard Mode is defined by the SPC_MEMSIZE register.

Table 151: Spectrum API: memsize and loops register and register settings for Gated Replay mode

	° °	•	
Register	Value	Direction	Description
SPC_MEMSIZE	10000	read/write	Defines the total number of samples to be recorded per channel.

FIFO Mode

The Gated Sampling in FIFO Mode is similar to the Gated Sampling in Standard Mode. In contrast to the Standard Mode you cannot program a certain total amount of samples to be recorded, but two other end conditions can be set instead. The acquisition can either run until the user stops it by software (infinite recording), or until a programmed number of gates has been recorded. The data is read continuously by the driver. This data is online available for further data processing by the user program. The advantage of Gated Sampling in FIFO mode is that you can stream data online to the host system with a lower average data rate than in conventional FIFO mode without Gated Sampling. You can make real-time data processing or store a huge amount of data to the hard disk. The table below shows the dedicated register for enabling Gated Sampling in FIFO mode. For detailed information how to setup and start the card in FIFO mode please refer to the according chapter earlier in this manual.

Table 152: Spectrum API: card mode register and Gated Sampling FIFO mode settings

Register Value		Direction	Description		
SPC_CARDMODE 9500		9500	read/write	Defines the used operating mode	
	SPC_REC_FIFO_GATE	64	Enables Gated	nables Gated Sampling for FIFO acquisition.	

The number of gates to be recorded must be set separately with the register shown in the following table:

Table 153: Spectrum API: Gated Sampling FIFO mode loops register settings

Register Value		Direction	Description		
SPC_LOOPS 10020		read/write	Defines the number of gates to be recorded		
0		Recording will	Recording will be infinite until the user stops it.		
1 [4G - 1]		Defines the tot	Defines the total number of gates to be recorded.		

Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind that each sample needs 2 bytes of memory to be stored. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory

Activated	Used		Memory siz			Pre trigger			Post trigger			Segment siz			Loops	
Channels	Mode	S Min	PC_MEMSIZ Max	ZE Step		SPC_PRETRIGGE Max	R Step	SP Min	C_POSTTRIGO Max	SER Step	SPC Min	SEGMENT	SIZE Step		SPC_LOOP Max	S Step
1 Ch	Standard Single	32	Mem	16	16	Mem - 16	16	16	8G - 16	16	77411	not used	olep	74411	not used	olep
				-	(defin	ned by mem and	post)									
	Standard Multi/ABA	32	Mem	16	16	8k	16	16	Mem/2-16	16	32	Mem/2	16		not used	
					(define	d by segment ar	nd post)	(Limite	d by max pret	rigger)						
	Standard Gate	32	Mem	16	16	8k	16	16	Mem-16	16		not used			not used	
	Standard Average				_ F	or the limits in th	is mode	please r	efer to the dec	dicated o	<u>hapter</u> i	n this manu	al.			
	FIFO Single		not used		16	8k	16		not used		32	8G - 16	16	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		16	8k	16	16	8G-16	16	32	pre+post	16	(∞) 0	4G - 1	1
					(define	d by segment ar	nd post)	(Limite	d by max pret	rigger)						
	FIFO Gate		not used		16	8k	16	16	8G - 16	16		not used		(∞) 0	4G - 1	1
	FIFO Average					or the limits in th	is mode	please r		dicated o	<u>hapter i</u>	n this manue	al.	-		
2 Ch	Standard Single	32	Mem/2	16		Mem/2 - 16	16	16	8G - 16	16		not used			not used	
						ned by mem and	1									
	Standard Multi/ABA	32	Mem/2	16	16	8k	16	16	Mem/4-16		32	Mem/4	16		not used	
						d by segment ar			d by max pret							
	Standard Gate	32	Mem/2	16	16	8k	16	16	Mem/2-16	16		not used			not used	
	Standard Average	For the limits in this mode								dicated a						
	FIFO Single	not used			16	8k	16		not used	r	32	8G - 16	16	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		16	8k	16	16	8G-16	16	32	pre+post	16	(∞) 0	4G - 1	1
				-	d by segment ar			d by max pret								
	FIFO Gate	not used			16	8k	16	16	8G - 16	16		not used		(∞) 0	4G - 1	1
	FIFO Average					or the limits in th					chapter i		al.			
4 Ch	Standard Single	32	Mem/4	16		Mem/4 - 16	16	16	8G - 16	16		not used			not used	
						ned by mem and	<u> </u>									
	Standard Multi/ABA	32	Mem/4	16		8k	16	16	Mem/8-16		32	Mem/8	16		not used	
						d by segment ar			d by max pret							
	Standard Gate	32	Mem/4	16	16	8k	16	16	Mem/4-16	16		not used			not used	
	Standard Average					or the limits in th		please r		licated of				0 ()	10.1	1
	FIFO Single		not used		16 16	8k 8k	16 16	16	not used 8G-16	16	32 32	8G - 16	16 16	(∞) 0 (∞)	4G - 1 4G - 1	1
	FIFO Multi/ABA		not used								32	pre+post	10	(∞) 0	46 - 1	'
	FIFO Gate		not used		(define	d by segment ar 8k	16 16	(Limite	<mark>d by max pret</mark> 8G - 16	16		not used		(∞) 0	4G - 1	1
			nor used			or the limits in th					. 			∪ (∞)	40 - 1	
	FIFO Average				F	or me ilmits in th	is mode	piease r	elet to the dec	incated (inapter i	n mis manue	JI.			

Table 154: Spectrum API: Limits of pre trigger, post trigger and memory size

All figures listed here are given in samples. An entry of [8G - 16] means [8 GSamples - 16] = 8,589,934,576 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

	Installed Memory
	2 GSample
Mem	2 GSample
Mem / 2	1 GSample
Mem / 4	512 MSample
Mem / 8	256 MSample

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values is programmed depends on the used mode. Please read the detailed documentation of the mode.

Gate-End Alignment

Due to the structure of the on-board memory, the length of a gate will be rounded up until the next card specific alignment:


Table 155: Spectrum API: gate end alignement in Gated Sampling mode

	M2i +	M2i-exp	M4i +	+ M4x	M2p		
Active Channels	8bit	12/14/16 bit	8bit	14/16 bit	A/D and D/A 16bit	DIO	
1 channel	4 Samples	2 Samples	32 Samples	16 Samples	8 Samples	-	
2 channels	2 Samples	1 Samples	16 Samples	8 Samples	4 Samples	-	
4 channels	1 Sample	1 Samples	8 Samples	4 Samples	2 Samples	-	
8 channels	-	1 Samples	-	-	1 Samples	-	
16 channels	-	1 Samples	-	-	-	8 Samples	
32 channels	-	-	-	-	-	4 Samples	

So in case of a M4i.22xx card with 8bit samples and one active channel, the gate-end can only stop at 32Sample boundaries, so that up to 31 more samples can be recorded until the post-trigger starts. The timestamps themselves are not affected by this alignment.

Gated Sampling and Timestamps

Gated Sampling and the timestamp mode fit very good together. If timestamp recording is activated each gate will get timestamped as shown in the drawing on the right. Both, beginning and end of the gate interval, are timestamped. Each gate segment will therefore produce two timestamps (Timestamp1 and Timestamp2) showing start of the gate interval and end of the gate interval. By taking both timestamps into account one can read out the time position of each gate as well as the length in samples. There is no other way to examine the length of each gate segment than reading out the timestamps.



Please keep in mind that the gate signals are timestamped, not the beginning and end of the acquisition. The first sample that is available is at the time po-

sition of [Timestamp1 - Pretrigger]. The length of the gate segment is [Timestamp2 - Timestamp1 + Alignment + Pretrigger + Posttrigger]. The last sample of the gate segment is at the position [Timestamp2 + Alignment + Posttrigger]. When using the standard gate mode the end of recording is defined by the expiring memsize counter. In standard gate mode there will be an additional timestamp for the last gate segment, when the maximum memsize is reached!

The programming details of the timestamp mode are explained in an extra chapter.

<u>Trigger</u>

Detailed description of the external analog trigger modes

For all external analog trigger modes shown below, either the OR mask or the AND must contain the external trigger to activate the external input as trigger source:.

Table 156: Spectrum API: trigger mask registers and available register settings

Register Value		Direction	Description			
SPC_TRIG_ORM	NASK	40410	read/write	Defines the events included within the trigger OR mask of the card.		
SPC_TRIG_AND	SPC_TRIG_ANDMASK 40430 read		read/write	e Defines the events included within the trigger AND mask of the card.		
SPC_	TMASK_EXTO	2h	Enables the ma	sin external (analog) trigger 0 for the mask.		
SPC_	_TMASK_EXT1	4h	Enables the sec	Enables the secondary external (analog) trigger 0 for the mask.		

The following pages explain the available modes in detail. All modes that only require one single trigger level are available for both external trigger inputs. All modes that require two trigger levels are only available for the main external trigger input (Ext0).

Trigger on positive edge

The trigger input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the trigger signal from lower values to higher values (rising edge) then the gate starts.

When the signal crosses the programmed trigger level from higher values to lower values (falling edge) then the gate will stop.

As this mode is purely edge-triggered, the high level at the cards start time does not trigger the board.

Start Triggerlevel Gate

Table 157: Spectrum API: trigger register settings for trigger on positive edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_POS	1h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_POS	1h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the desired trigger level in mV	mV

Trigger on negative edge

The trigger input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the trigger signal from higher values to lower values (falling edge) then the gate starts.

When the signal crosses the programmed trigger from lower values to higher values (rising edge) then the gate will stop.

As this mode is purely edge-triggered, the low level at the cards start time does not trigger the board.




Table 158: Spectrum API: trigger register settings for trigger on negative edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXT0_MODE	40510	read/write	SPC_TM_NEG	2h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_NEG	2h
SPC_TRIG_EXTO_LEVELO	42320	read/write	Set it to the desired trigger level in mV	mV

<u>Re-arm trigger on positive edge</u>

The trigger input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from lower to higher values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the trigger signal from lower values to higher values (rising edge) then the gate starts will be detected and the trigger engine will be disarmed. A new trigger event is only detected if the trigger engine is armed again.

If the programmed trigger level is crossed by the external signal from higher values to lower values (falling edge) the gate stops.

armed armed trigger level re-arm level

The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.


Table 159: Spectrum API: trigger register settings for re-arm trigger on positive edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_POS SPC_TM_REARM	01000001h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the desired trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Defines the re-arm level in mV	mV

Re-arm trigger on negative edge

The trigger input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from higher to lower values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the trigger signal from higher values to lower values (falling edge) then the gate starts and the trigger engine will be disarmed. A new trigger event is only detected, if the trigger engine is armed again.

If the programmed trigger level is crossed by the external signal from lower values to higher values (rising edge) the gate stops.



The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.

Table 160: Spectrum API: trigger register settings for re-arm trigger on negative edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_NEG SPC_TM_REARM	0100002h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Defines the re-arm level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the desired trigger level in mV	mV

Window trigger for entering signals

The trigger input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal enters the window from the outside to the inside, the gate will start. When the signal leaves the window from the inside to the outside, the gate will stop.

As this mode is purely edge-triggered, the signal outside the window at the cards start time does not trigger the board.




Table 161: Spectrum API: trigger register settings for window trigger on entering signals

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_WINENTER	0000020h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the lower trigger level in mV	mV

The trigger input is continuously sampled with the selected sample rate. The upper and the lower level define a window. Every time the signal leaves the window from the inside, a trigger event will be detected.

When the signal leaves the window from the inside to the outside, the gate will start. When the signal enters the window from the outside to the inside, the gate will stop.

As this mode is purely edge-triggered, the signal within the window at the cards start time does not trigger the board.




Table 162: Spectrum API: trigger register settings for window trigger on leaving signals

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_WINLEAVE	00000040h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the lower trigger level in mV	mV

High level trigger

The external input is continuously sampled with the selected sample rate. If the signal is equal or higher than the programmed trigger level the gate starts.

When the signal is lower than the programmed trigger level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.




Table 163: Spectrum API: trigger register settings for high-level trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_HIGH	0000008h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_HIGH	0000008h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV

Low level trigger

The external input is continuously sampled with the selected sample rate. If the signal is equal or lower than the programmed trigger level the gate starts.

When the signal is higher than the programmed trigger level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.




Table 164: Spectrum API: trigger register settings for low-level trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_LOW	0000010h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_LOW	00000010h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV

In window trigger

The external input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal enters the window from the outside to the inside, the gate will start.

When the signal leaves the window from the inside to the outside, the gate will stop.

As this mode is level-triggered, the signal inside the window at the cards start time does trigger the board.




Table 165: Spectrum API: trigger register settings for in-window trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT0_MODE	40510	read/write	SPC_TM_INWIN	0000080h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the lower trigger level in mV	mV

Outside window trigger

The external input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal leaves the window from the inside to the outside, the gate will start.

When the signal enters the window from the outside to the inside, the gate will stop.

As this mode is level-triggered, the signal outside the window at the cards start time does trigger the board.




Table 166: Spectrum API: trigger register settings for outside-window trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_OUTSIDEWIN	00000100h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the lower trigger level in mV	mV

Channel triggers modes

For all channel trigger modes, the OR mask must contain the corresponding input channels (channel 0 taken as example here):.

Table 167: Spectrum API: channel trigger OR mask register

Regi	ister		Value	Direction	Description
SPC_	TRIC	G_CH_ORMASK0	40460	read/write	Defines the OR mask for the channel trigger sources.
		SPC_TMASK0_CH0	1h	Enables channel0 input for the channel OR mask	

Channel trigger on positive edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) the gate starts.

When the signal crosses the programmed trigger level from higher values to lower values (falling edge) then the gate will stop.

As this mode is purely edge-triggered, the high level at the cards start time does not trigger the board.




Table 168: Spectrum API: trigger register mode and level setup for trigger on positive edge

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS	1h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependent

Channel trigger HIGH level

The analog input is continuously sampled with the selected sample rate. If the signal is equal or higher than the programmed trigger level the gate starts.

When the signal is lower than the programmed trigger level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.




Table 169: Spectrum API: trigger register mode and level setup for trigger on high level

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_HIGH	8h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependent

Channel trigger on negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal higher values to lower values (falling edge) the gate starts.

When the signal crosses the programmed trigger level from lower values to higher values (rising edge) then the gate will stop.

As this mode is purely edge-triggered, the low level at the cards start time does not trigger the board.




Table 170: Spectrum API: trigger register mode and level setup for trigger on negative edge

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG	2h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependent

Channel trigger LOW level

The analog input is continuously sampled with the selected sample rate. If the signal is equal or lower than the programmed trigger level the gate starts.

When the signal is higher than the programmed trigger level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.




Table 171: Spectrum API: trigger register mode and level setup for trigger on low level


Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_LOW	10h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependent

Channel re-arm trigger on positive edge

The analog input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from lower to higher values, the trigger engine is armed and waiting for trigger.

If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) then the gate starts and the trigger engine will be disarmed.

If the programmed trigger level is crossed by the channel's signal from higher values to lower values (falling edge) the gate stops.



A new trigger event is only detected, if the trigger engine is armed again. The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.

Table 172: Spectrum API: trigger register mode and level setup for trigger on positive edge with re-arm level


Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_REARM	01000001h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the re-arm level relatively to the channel's input range	board dependent

Channel re-arm trigger on negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from higher to lower values, the trigger engine is armed and waiting for trigger.

If the programmed trigger level is crossed by the channel's signal from higher values to lower values (falling edge) then the gate starts and the trigger engine will be disarmed.

If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) the gate stops.



A new trigger event is only detected, if the trigger engine is armed again. The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.

Table 173: Spectrum API: trigger register mode and level setup for trigger on negative edge with re-arm level

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_REARM	0100002h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Defines the re-arm level relatively to the channel's input range	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the re-arm level relatively to the channel's input range	board dependent


Channel window trigger for entering signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal enters the window from the outside to the inside, the gate will start.

When the signal leaves the window from the inside to the outside, the gate will stop.

As this mode is purely edge-triggered, the signal outside the window at the cards start time does not trigger the board.



upper level

Table 174: Spectrum API: trigger register mode and level setup for trigger on signal entering window

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINENTER	00000020h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependent

Start

Channel window trigger for leaving signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal leaves the window from the inside to the outside, the gate will start.

When the signal enters the window from the outside to the inside, the gate will stop.

As this mode is purely edge-triggered, the signal within the window at the cards start time does not trigger the board.



Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_WINLEAVE	00000040h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependent

Gate

Channel window trigger for inner signals

The analog input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal enters the window from the outside to the inside, the gate will start.

When the signal leaves the window from the inside to the outside, the gate will stop.

As this mode is level-triggered, the signal inside the window at the cards start time does trigger the board.




Table 176: Spectrum API: trigger register mode and level setup for trigger on signal inside window

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_INWIN	0000080h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependent

Channel window trigger for outer signals

When the signal leaves the window from the inside to the outside, the gate will start.

When the signal enters the window from the outside to the inside, the gate will stop.

As this mode is level-triggered, the signal outside the window at the cards start time does trigger the board.




Table 177: Spectrum API: trigger register mode and level setup for trigger on signal outside window

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_OUTSIDEWIN	00000100h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the upper trigger level relatively to the channel's input range.	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Set it to the lower trigger level relatively to the channel's input range.	board dependent

Channel hysteresis trigger on positive edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) the gate starts.

When the signal crosses the programmed hysteresis level from higher values to lower values (falling edge) then the gate will stop.

As this mode is purely edge-triggered, the high level at the cards start time does not trigger the board.




Table 178: Spectrum API: trigger register mode and level setup for trigger on positive edge with hysteresis

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_HYSTERESIS	2000001h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the hysteresis level relatively to the channel's input range	board dependent

Channel hysteresis trigger HIGH level

The analog input is continuously sampled with the selected sample rate. If the signal is equal or higher than the programmed trigger level the gate starts.

When the signal is lower than the programmed hysteresis level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.




Table 179: Spectrum API: trigger register mode and level setup for trigger on high level with hysteresis

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_HIGH SPC_TM_HYSTERESIS	2000008h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the hysteresis level relatively to the channel's input range	board dependent

Channel hysteresis trigger on negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the channel's signal higher values to lower values (falling edge) the gate starts.

When the signal crosses the programmed hysteresis level from lower values to higher values (rising edge) then the gate will stop.

As this mode is purely edge-triggered, the low level at the cards start time does not trigger the board.




Table 180: Spectrum API: trigger register mode and level setup for trigger on negative edge with hysteresis

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_HYSTERESIS	2000002h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the hysteresis level relatively to the channel's input range	board dependent

Channel hysteresis trigger LOW level

The analog input is continuously sampled with the selected sample rate. If the signal is equal or lower than the programmed trigger level the gate starts.

When the signal is higher than the programmed hysteresis level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.




Table 181: Spectrum API: trigger register mode and level setup for trigger on low level with hysteresis


Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_LOW SPC_TM_HYSTERESIS	20000010h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the hysteresis level relatively to the channel's input range	board dependent

Channel re-arm hysteresis trigger on positive edge

The analog input is continuously sampled with the selected sample rate. If the programmed re-arm/hysteresis level is crossed from lower to higher values, the trigger engine is armed and waiting for trigger.

If the programmed trigger level is crossed by the channel's signal from lower values to higher values (rising edge) then the gate starts and the trigger engine will be disarmed.

If the programmed re-arm/hysteresis level is crossed by the channel's signal from higher values to lower values (falling edge) the gate stops.



A new trigger event is only detected, if the trigger engine is armed again. The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.

Table 182: Spectrum API: trigger register mode and level setup for trigger on positive edge with re-arm level and hysteresis


Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_POS SPC_TM_REARM SPC_TM_HYSTERESIS	21000001h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Set it to the desired trigger level relatively to the channel's input range.	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the re-arm and hysteresis level relatively to the channel's input range	board dependent

Channel re-arm hysteresis trigger on negative edge

The analog input is continuously sampled with the selected sample rate. If the programmed re-arm/hysteresis level is crossed from higher to lower values, the trigger engine is armed and waiting for trigger.

If the programmed trigger level is crossed by the channel's signal from higher values to lower values (falling edge) then the gate starts and the trigger engine will be disarmed.

If the programmed re-arm/hysteresis level is crossed by the channel's signal from lower values to higher values (rising edge) the gate stops.



A new trigger event is only detected, if the trigger engine is armed again. The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.

Register	Value	Direction	set to	Value
SPC_TRIG_CH0_MODE	40610	read/write	SPC_TM_NEG SPC_TM_REARM SPC_TM_HYSTERESIS	21000002h
SPC_TRIG_CH0_LEVEL0	42200	read/write	Defines the re-arm level relatively to the channel's input range	board dependent
SPC_TRIG_CH0_LEVEL1	42300	read/write	Defines the re-arm and hysteresis level relatively to the channel's input range	board dependent

Programming examples

The following examples shows how to set up the card for Gated Sampling in standard mode and for Gated Sampling in FIFO mode.

spcm_dwSetParam_i32 (hDr	<pre>prv, SPC_CARDMODE, SPC_REC_STD_GATE);</pre>	// Enables Standard Gated Sampling
spcm_dwSetParam_i64 (hDu	prv, POSTTRIGGER, 2048);	<pre>// Set the pretrigger to 256 samples // Set the posttrigger to 2048 samples Set the total memsize for recording to 8192 samples</pre>
spcm_dwSetParam_i32 (hDu	prv, SPC_TRIG_EXT0_LEVEL0, 1500);	<pre>// Set triggermode to ext. TTL mode (rising edge) // Set trigger level to +1500 mV // and enable it within the trigger OR-mask</pre>
spcm_dwSetParam_i32 (hD	<pre>prv, SPC_CARDMODE, SPC_REC_FIFO_GATE);</pre>	// Enables FIFO Gated Sampling
spcm_dwSetParam_i64 (hD spcm_dwSetParam_i64 (hD	Drv, PRETRIGGER, 128);	<pre>// Set the pretrigger to 128 samples // Set the posttrigger to 512 samples</pre>

ABA mode (dual timebase)

General information

The ABA mode allows the acquisition of data with a dual timebase. In case of trigger event the inputs are sampled very fast with the programmed sampling rate. This part is similar to the Multiple Recording option. But instead of having no data in between the segments one has the opportunity to continuously sample the inputs with a slower sampling rate the whole time. Combining this with the recording of the timestamps gives you a complete acquisition with a dual timebase as shown in the drawing.




Image 68: overview of ABA mode data acquisition with slow A-data and fast B-data

As seen in the drawing the area around the trigger event is sampled between pretrigger and posttrigger with full sampling speed (area B of the acquisition). Outside of this area B the input is sampled with the slower ABA clock (area A of the acquisition). As changing sampling clock on the fly is not possible there is no real change in the sampling speed but area A runs continuously with a slow sampling speed without stopping when the fast sampling takes place. As a result one gets a continuous slow sampled acquisition (area A) with some fast sampled parts (area B)

The ABA mode is available for standard recording as well as for FIFO recording. In case of FIFO recording ABA and the acquisition of the fast sampled segments will run continuously until it is stopped by the user.

A second possible application for the ABA mode is the use of the ABA data for slow monitoring of the inputs while waiting for an acquisition. In that case one wouldn't record the timestamps but simply monitor the current values by acquiring ABA data.

The ABA mode needs a second clock base. As explained above the acquisition is not changing the sampling clock but runs the slower acquisition with a divided clock. The ABA memory setup including the divider value can be programmed with the following registers

Table 184: Spectrum API: ABA mode relevant registers and register settings

Register	Value	Direction	Description
SPC_SEGMENTSIZE	10010	read/write	Size of one Multiple Recording segment: the number of samples to be recorded per channel per trig- ger event.
SPC_POSTTRIGGER	10030	read/write	Defines the number of samples to be recorded per channel after each trigger event.
SPC_ABADIVIDER	10040	read/write	Programs the divider which is used to sample slow ABA data: For 12 bit, 14 bit and 16 bit cards : between 16 and 131056 in steps of 16 For 8 bit cards : between 32 and 262112 in steps of 32

The resulting ABA clock is then calculated by sampling rate / ABA divider.

Each segment can consist of pretrigger and/or posttrigger samples. The user always has to set the total segment size and the posttrigger, while the pretrigger is calculated within the driver with the formula: [pretrigger] = [segment size] - [posttrigger].

When using ABA mode or Multiple Recording the maximum pretrigger is limited depending on the number of active channels. When the calculated value exceeds that limit, the driver will return the error ERR_PRETRIG-GERLEN.

Standard Mode

With every detected trigger event one data block is filled with data. The length of one ABA segment is set by the value of the segmentsize register. The total amount of samples to be recorded is defined by the memsize register.

Memsize must be set to a a multiple of the segment size. The table below shows the register for enabling standard ABA mode. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter earlier in this manual.

Register	r	Value	Direction	Description
SPC_CAR	RDMODE	9500	read/write	Defines the used operating mode
	SPC_REC_STD_ABA	8h		n to on-board memory for multiple trigger events. While the multiple trigger events are stored with pro- oling rate the inputs are sampled continuously with a slower sampling speed.

The total number of samples to be recorded to the on-board memory in standard mode is defined by the SPC_MEMSIZE register.

Register	Value	Direction	Description
SPC_MEMSIZE	10000	read/write	Defines the total number of samples to be recorded per channel.

FIFO Mode

The ABA FIFO Mode is similar to the Multiple Recording FIFO mode. In contrast to the standard mode it is not necessary to program the number of samples to be recorded. The acquisition is running until the user stops it. The data is read block by block by the driver as described under Single FIFO mode example earlier in this manual. These blocks are online available for further data processing by the user program. This mode significantly reduces the average data transfer rate on the PCI bus. This enables you to use faster sample rates then you would be able to in FIFO mode without ABA.

Register	r	Value	Direction	Description				
SPC_CA	RDMODE	9500	read/write	Defines the used operating mode				
	SPC_REC_FIFO_ABA	80h	Continuous data acquisition for multiple trigger events together with continuous data acquisition with a slower sam- pling clock.					

The number of segments to be recorded must be set separately with the register shown in the following table:

Register	Register Value		Direction	Description
SPC_LOC	OPS	10020	read/write	Defines the number of segments to be recorded
	0		Recording will	be infinite until the user stops it.
	1 [4G - 1]		Defines the toto	al segments to be recorded.

Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind that each sample needs 2 bytes of memory to be stored. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory

Table 185: Spectrum API: Limits of pre trigger, post trigger and memory size

Activated	Used		Memory size	е	Pre trigger				Post trigger		Segment size	e	Loops				
Channels	Mode	S	SPC_MEMSIZ	ZE		SPC_PRETRIGGER		SPC_POSTTRIGGER			SPC_SEGMENTSIZE			SPC_LOOPS			
		Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	
1 Ch	Standard Single	32	Mem	16	16	Mem - 16	16	16	8G - 16	16		not used			not used		
					(defir	ned by mem and	post)										
	Standard Multi/ABA	32	Mem	16	16	8k	16	16	Mem/2-16	16	32	Mem/2	16		not used		
					(define	d by segment ar	nd post)	(Limite	d by max pret	rigger)							
	Standard Gate	32	Mem	16	16	8k	16	16	Mem-16	16		not used			not used		
	Standard Average				F	or the limits in th	is mode	please r	efer to the dec	licated a	chapter i	n this manuc	al.				
	FIFO Single		not used		16	8k	16		not used		32	8G - 16	16	0 (∞)	4G - 1	1	
	FIFO Multi/ABA		not used		16	8k	16	16	8G-16	16	32	pre+post	16	(∞) 0	4G - 1	1	
					(defined by segment and po		nd post)	(Limited by max pretrigger)									
	FIFO Gate		not used		16	8k	16	16	8G - 16	16		not used		0 (∞)	4G - 1	1	
	FIFO Average				F	or the limits in th	is mode	please r	efer to the dec	licated a	chapter i	n this manuc	al.				
2 Ch	Standard Single	32	Mem/2	16	16	Mem/2 - 16	16	16	8G - 16	16		not used			not used		
					(defir	ned by mem and	post)										
	Standard Multi/ABA	32	Mem/2	16	16	8k	16	16	Mem/4-16	16	32 Mem/4 16			not used			
					(define	d by segment ar	nd post)	(Limited by max pretrigger)									
	Standard Gate	32	Mem/2	16	16	8k	16	16	Mem/2-16	16	16 not used				not used		
	Standard Average				F	or the limits in th	is mode	please r	efer to the dec	licated a	chapter i	n this manuc	al.				
	FIFO Single		not used		16	8k	16		not used		32	8G - 16	16	0 (∞)	4G - 1	1	
	FIFO Multi/ABA		not used		16	8k	16	16	8G-16	16	32	pre+post	16	(∞) 0	4G - 1	1	
					(define	d by segment ar	id post)	(Limite	d by max pret	rigger)							
	FIFO Gate		not used		16	8k	16	16	8G - 16	16		not used		0 (∞)	4G - 1	1	
	FIFO Average				F	or the limits in th	is mode	please r	efer to the dec	licated a	chapter i	n this manuc	al.				
4 Ch	Standard Single	32	Mem/4	16	16	Mem/4 - 16	16	16	8G - 16	16	not used				not used		
					(defir	ned by mem and	post)										

Table 185: Spectrum API: Limits of pre trigger, post trigger and memory size

Activated	Used		Memory size			Pre trigger			Post trigger			Segment size			Loops	
Channels	Mode	S	PC_MEMSIZ	ZE		SPC_PRETRIGGER			SPC_POSTTRIGGER			SPC_SEGMENTSIZE			SPC_LOOPS	
		Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step
	Standard Multi/ABA	32	Mem/4	16	16	8k	16	16	Mem/8-16	16	32	Mem/8	16		not used	
					(define	d by segment ar	nd post)	(Limite	ed by max pret	rigger)						
	Standard Gate	32	Mem/4	16	16	8k	16	16	Mem/4-16	16	not used			not used		
	Standard Average				For the limits in this mode			le please refer to the dedicated chap			chapter i	n this manuc	al.			
	FIFO Single		not used		16	8k	16		not used		32	8G - 16	16	0 (∞)	4G - 1	1
	FIFO Multi/ABA		not used		16	8k	16	16	8G-16	16	32	pre+post	16	(∞) 0	4G - 1	1
					(define	d by segment ar	nd post)	(Limite	d by max pret	rigger)						
	FIFO Gate		not used		16	8k	16	16	8G - 16	16		not used		0 (∞)	4G - 1	1
	FIFO Average				F	or the limits in th	is mode	please r	efer to the ded	licated a	hapter i	n this manua	al.			

All figures listed here are given in samples. An entry of [8G - 16] means [8 GSamples - 16] = 8,589,934,576 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

	Installed Memory
	2 GSample
Mem	2 GSample
Mem / 2	1 GSample
Mem / 4	512 MSample
Mem / 8	256 MSample

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values is programmed depends on the used mode. Please read the detailed documentation of the mode.

Example for setting ABA mode:

The following example will program the standard ABA mode, will set the fast sampling rate to 100 MHz and acquire 2k segments with 1k pretrigger and 1k posttrigger on every rising edge of the trigger input. Meanwhile the inputs are sampled continuously with the ABA mode with a ABA divider set to 5000 resulting in a slow sampling clock for the A area of 100 MHz / 5000 = 20 kHz:

```
// setting the fast sampling clock as internal 100 MHz
spcm_dwSetParam_i32 (hDrv, SPC_CLOCKMODE, SPC_CM_INTPLL);
spcm_dwSetParam_i64 (hDrv, SPC_SAMPLERATE, 100000000);
// enable the ABA mode and set the ABA divider to 5000 -> 100 MHz / 5000 = 20 kHz
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_ABA);
spcm_dwSetParam_i32 (hDrv, SPC_ABADIVIDER, 5000);
// define the segmentsize, pre and posttrigger and the total amount of data to acquire
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, 16384);
spcm_dwSetParam_i64 (hDrv, SPC_SEGMENTSIZE, 2048);
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 1024);
// set the trigger mode to external with positive edge
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXTO);
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_MODE, SPC_TM_POS);
```

Reading out ABA data

General

The slow "A" data is stored in an additional FIFO that is located in hardware on the card. This additional FIFO can read out slow "A" data using DMA transfer similar to the DMA transfer of the main sample data DMA transfer. The card has three completely independent busmaster DMA engines in hardware allowing the simultaneous transfer of both "A" and sample data, as well as optionally timestamp data. The sample data itself is read out as explained before using the standard DMA routine.

As seen in the picture there are separate FIFOs holding ABA (if available) and timestamp data.




Image 69: Overview of acquisition data, ABA data and timestamp data DMA transfer

Although an M4i is shown here, this applies to M4x, M2p and M5i cards as well. Each FIFO has its own DMA channel, the way data is handled by the DMA engine is similar for both kinds of extra FIFOs and is also very similar to the main sample data transfer engine. Therefore additional information can be found in the chapter explaining the main data transfer.

Commands and Status information for extra transfer buffers.

As explained above the data transfer is performed with the same command and status registers like the card control and sample data transfer. It is possible to send commands for card control, data transfer and extra FIFO data transfer at the same time

Table 186: Spectrum API: extra DMA commands (ABA and Timestamp)	
---	--

Register	•	Value	Direction Description					
SPC_M2	CMD	100	write only Executes a command for the card or data transfer					
	M2CMD_EXTRA_STARTDMA	100000h	Starts the DMA transfer for an already defined buffer.					
	M2CMD_EXTRA_WAITDMA	200000h	Waits until the data transfer has ended or until at least the amount of bytes defined by notify size are available. This wait function also takes the timeout parameter into account.					
	M2CMD_EXTRA_STOPDMA	400000h	Stops a running	g DMA transfer. Data is invalid afterwards.				
	M2CMD_EXTRA_POLL	800000h	amounts of dat	out using DMA. As DMA has some overhead and has been implemented for fast data transfer of large ta it is in some cases more simple to poll for available data. Please see the detailed examples for this possible to mix DMA and polling mode.				

The extra FIFO data transfer can generate one of the following status information:.

Table 187: Spectrum APUI: extra DMA status (ABA and Timestamp)

Register	r	Value	Direction Description					
SPC_M2	STATUS	110	read only	Reads out the current status information				
	M2STAT_EXTRA_BLOCKREADY	1000h	The next data block as defined in the notify size is available. It is at least the amount of data available but it also can be more data.					
	M2STAT_EXTRA_END	2000h	The data transf	fer has completed. This status information will only occur if the notify size is set to zero.				
	M2STAT_EXTRA_OVERRUN	4000h	The data transfer had on overrun (acquisition) or underrun (replay) while doing FIFO transfer.					
	M2STAT_EXTRA_ERROR	8000h	An internal err	An internal error occurred while doing data transfer.				

Data Transfer using DMA

Data transfer consists of two parts: the buffer definition and the commands/status information that controls the transfer itself. Extra data transfer shares the command and status register with the card control, data transfer commands and status information.

The DMA based data transfer mode is activated as soon as the M2CMD_EXTRA_STARTDMA is given. Please see next chapter to see how the polling mode works.

Definition of the transfer buffer

Before any data transfer can start it is necessary to define the transfer buffer with all its details. The definition of the buffer is done with the spcm_dwDefTransfer function as explained in an earlier chapter. The following example will show the definition of a transfer buffer for timestamp data, definition for ABA data is similar:

spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 0, pvBuffer, 0, lLenOfBufferInBytes);

In this example the notify size is set to zero, meaning that we don't want to be notified until all extra data has been transferred. Please have a look at the sample data transfer in an earlier chapter to see more details on the notify size.

Please note that extra data transfer is only possible from card to PC and there's no programmable offset available for this transfer.

M5i cards only: On M5i cards the ILenOfBufferInBytes parameter needs to be an integer multiple of 64 bytes.



Buffer handling

A data buffer handshake is implemented in the driver which allows to run the card in different data transfer modes. The software transfer buffer is handled as one large buffer for each kind of data (timestamp and ABA) which is on the one side controlled by the driver and filled automatically by busmaster DMA from the hardware extra FIFO buffer and on the other hand it is handled by the user who set's parts of this software buffer available for the driver for further transfer. The handshake is fulfilled with the following 3 software registers:

Register	Value	Direction	Description
SPC_ABA_AVAIL_USER_LEN	210	read	This register contains the currently available number of bytes that are filled with newly transferred slow ABA data. The user can now use this ABA data for own purposes, copy it, write it to disk or start calculations with this data.
SPC_ABA_AVAIL_USER_POS	211	read	The register holds the current byte index position where the available ABA bytes start. The register is just intended to help you and to avoid own position calculation
SPC_ABA_AVAIL_CARD_LEN	212	write	After finishing the job with the new available ABA data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.
SPC_TS_AVAIL_USER_LEN	220	read	This register contains the currently available number of bytes that are filled with newly transferred timestamp data. The user can now use these timestamps for own purposes, copy it, write it to disk or start calculations with the timestamps.
SPC_TS_AVAIL_USER_POS	221	read	The register holds the current byte index position where the available timestamp bytes start. The reg- ister is just intended to help you and to avoid own position calculation
SPC_TS_AVAIL_CARD_LEN	222	write	After finishing the job with the new available timestamp data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.

Table 188: Spectrum API: ABA and Timestamp DMA buffer handling registers

Directly after start of transfer the SPC_XXX_AVAIL_USER_LEN is every time zero as no data is available for the user and the SPC_XXX_AVAIL_-CARD_LEN is every time identical to the length of the defined buffer as the complete buffer is available for the card for transfer.

The counter that is holding the user buffer available bytes (SPC_XXX_AVAIL_USER_LEN) is sticking to the defined notify size at the DefTransfer call. Even when less bytes already have been transferred you won't get notice of it if the notify size is programmed to a higher value.




<u>Remarks</u>

- The transfer between hardware FIFO buffer and application buffer is done with scatter-gather DMA using a busmaster DMA controller located on the card. Even if the PC is busy with other jobs data is still transferred until the application buffer is completely used.
- As shown in the drawing above the DMA control will announce new data to the application by sending an event. Waiting for an event is
 done internally inside the driver if the application calls one of the wait functions. Waiting for an event does not consume any CPU time
 and is therefore highly requested if other threads do lot of calculation work. However it is not necessary to use the wait functions and one
 can simply request the current status whenever the program has time to do so. When using this polling mode the announced available

bytes still stick to the defined notify size!

• If the on-board FIFO buffer has an overrun data transfer is stopped immediately.

Buffer handling example for DMA timestamp transfer (ABA transfer is similar, just using other registers)



The extra FIFO has a quite small size compared to the main data buffer. As the transfer is done initiated by the hardware using busmaster DMA this is not critical as long as the application data buffers are large enough and as long as the extra transfer is started BEFORE starting the card.



Data Transfer using Polling

If the extra data is quite slow and the delay caused by the notify size on DMA transfers is unacceptable for your application it is possible to use the polling mode. Please be aware that the polling mode uses CPU processing power to get the data and that there might be an overrun if your CPU is otherwise busy. You should only use polling mode in special cases and if the amount of data to transfer is not too high.

Most of the functionality is similar to the DMA based transfer mode as explained above.

The polling data transfer mode is activated as soon as the M2CMD_EXTRA_POLL is executed.


Definition of the transfer buffer

This is similar to the above explained DMA buffer transfer. The value "notify size" is ignored and should be set to 4k (4096).

Buffer handling

The buffer handling is also similar to the DMA transfer. As soon as one of the registers SPC_TS_AVAIL_USER_LEN or SPC_ABA_AVAIL_USER_LEN is read the driver will read out all available data from the hardware and will return the number of bytes that has been read. In minimum this will be one DWORD = 4 bytes.

Buffer handling example for polling timestamp transfer (ABA transfer is similar, just using other registers)



Comparison of DMA and polling commands

This chapter shows you how small the difference in programming is between the DMA and the polling mode:

	DMA mode
Define the buffer	spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR);
Start the transfer	spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_STARTDMA)
Wait for data	spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_WAITDMA)
Available bytes?	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);
Min available bytes	programmed notify size
Current position?	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);
Free buffer for card	spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lBytes);

ABA Mode and Timestamps

The ABA mode is well matching with the timestamp option. If timestamp recording is activated, each trigger event and therefore each B time base segment will get time tamped as shown in the drawing on the right.

Please keep in mind that the trigger events - located in the B area - are time tamped, not the beginning of the acquisition. The first B sample that is available is at the time position of [Timestamp - Pretrigger].

The first A area sample is related to the card start and therefore in a fixed but various settings dependent relation to the timestamped B sample. To bring exact relation between the first A area sample (and therefore all area A samples) and the B area samples it is possible to let the card stamp the first A area sample automatically after the card start. The following table shows the register to enable this mode:



spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR...); spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_POLL) not in polling mode

spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);
4 bytes

spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes); spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lBytes);




Table 189: Spectrum API: timestamp command register and ABA mode settings

Register \		Value	Direction	Description				
SPC_TIM	SPC_TIMESTAMP_CMD		read/write	Programs a timestamp setup including mode and additional features				
	SPC_TSFEAT_MASK	F0000h	Mask for the feature relating bits of the SPC_TIMESTAMP_CMD bitmask.					
	SPC_TSFEAT_STORE1STABA	10000h	Enables storag related timesta	e of one additional timestamp for the first A area sample (B time base related) in addition to the trigger mps.				
SPC_TSFEAT_NONE 0h			No additional	No additional timestamp is created. The total number of stamps is only trigger related.				

This mode is compatible with all existing timestamp modes. Please keep in mind that the timestamp counter is running with the B area timebase.

```
// normal timestamp setup (e.g. setting timestamp mode to standard using internal clocking)
uint32 dwTimestampMode = (SPC_TSMODE_STANDARD | SPC_TSMODE_DISABLE);
// additionally enable index of the first A area sample
dwTimestampMode |= SPC_TSFEAT_STORE1STABA;
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, dwTimestampMode);
```

The programming details of the ABA mode and timestamp modes are each explained in an dedicated chapter in this manual.

Mode Boxcar Average (High-Resolution)

Overview

General Information

The Boxcar Average Module improves the resolution of the acquired samples by averaging a definable number of successive samples that are acquired with the cards full sample rate.

By summing up successive samples, the number of samples is reduced by the averaging factor (decimation) and also the output data rate (or effective "sample rate") is reduced by the same factor.

The result is a signal that has fewer but higher-resolution samples at a lower sample rate, while still maintaing the full high-speed trigger resolution of the "RAW" acquisition.

The complete averaging process is performed inside the FPGA of the digitizer and involves no CPU load at all. Averaging also reduces the amount of data that needs to be transferred to the host PC further reducing CPU demand and speeding up measurement times.




Image 71: boxcar average FPAG block diagram

The Boxcar Average mode is fully compatible with streaming (FIFO) mode so that the digitizer can accumulate and average signals for hours or days without losing a single event. The Module takes advantage of an advanced trigger circuit, with very fast re-arm time.

The signal processing firmware also includes the standard digitizer firmware so that normal digitizer operation can be performed with no limitations.

Principle of operation

In Boxcar Average mode the acquisition works very similar to the Multiple Recording mode.

The memory is segmented and with each trigger condition a predefined number of samples, a segment, is acquired.

The Boxcar Average option now




Image 72: Boxcar average principle of operation

takes a programmable number of successive samples, starting at the first sample of each segment, and averages them together.

The result of one averaging operation is a segment with summed values, that is by the averaging factor shorter compared to the original "RAW" segment, but each sample now consists of the sum of all RAW samples and hence has a higher resolution. In order to get the higher resolution, the samples coming out of the Boxcar Average option are now 32bits in size independent of the original ADC resolution.

In contrast to the Block Average mode which requires a repetitive signal with a stable trigger condition, the Boxcar Average does not require a stable trigger signal and a repetitive signal, but also works on one-time only events.

Simplified Block Diagram

The following block diagram shows the general structure and data flows of the M4i/M4x/M5i based digitizer hardware. When running in the standard digitizer configuration the signal processing block simply consists of a bypass, handing the input data to the memory controller without further calculations.




Image 73: simplified block diagram of FPGA structure with signal processing firmware block

Setting up the Acquisition

The Boxcar Average mode allows the acquisition of data blocks with multiple trigger events (which can also be "triggerless" by using software trigger) without restarting the hardware.

With each trigger event, one "Segment" will be acquired (as shown) and is then processed by the boxcar average firmware.

The on-board memory will be divided into several segments of the same size to hold the processed data. Each segment will be filled with data from the Averager, if the defined number of triggered segments have been acquired.

As this mode is totally controlled in hardware there is a very small re-arm time from end of one segment until the trigger detection is enabled again. You'll find that re-arm time in the technical data section of this manual.




Image 74: timing diagram of boxcar average acquistion

The following table shows the register for defining the structure of the segments to be recorded with each trigger event.

Table 190: Spectrum API: software registers and register settings for programming the boxcar average mode

Register	Value	Direction	Description						
SPC_POSTTRIGGER	10100	read/write	Defines the number of averaged samples to be recorded after the trigger event per channel.						
SPC_SEGMENTSIZE	10010	read/write	Size of one triggered segment in averaged samples. The total number of samples to be recorded per channel after detection of one trigger event includes the time recorded before the trigger (pre trigger = segmentsize - posttrigger).						
SPC_BOX_AVERAGES	10060	read/write	Defines the number sucessive samples per channel that are summed together to a higher resolution sample. A value of 2, 4, 8, 16, 32, 64, 128 and 256 is allowed.						

Each segment consist of pretrigger and posttrigger samples. The user always has to set the total segment size and the posttrigger, while the pretrigger is calculated within the driver with the formula: [pretrigger] = [segment size] - [posttrigger].

When using Boxcar Averaging the maximum pretrigger is limited depending on the chosen averaging/decimation factor. When the calculated value exceeds that limit, the driver will return the error ERR_PRETRIGGERLEN. Please have a look at the table further below to see the maximum pretrigger length that is possible.

The minimum sampling rate for Boxcar Averaging mode is depending on the board model and is limited to: 16 bit models (441x, 442x, 447x): Minimum Boxcar Sampling Rate 40 MS/s 14 bit models (445x, 448): Minimum Boxcar Sampling Rate 80 MS/s



Please note that from driver version V4.0.2 and firmware version V31 on the values are given in "averaged samples" in constrast to the initial interface requiring values to be set in RAW samples !



Recording modes

Standard Mode

With every detected trigger event one data block is filled with data. The length of one triggered segment is set by the value of the segment size register SPC_SEGMENTSIZE. The total amount of samples to be recorded is defined by the memsize register.

Memsize must be set to a a multiple of the segment size. The table below shows the register for enabling Boxcar Average. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter earlier in this manual.

Table 191: Spectrum API: card mode registers and register settings for standard boxcar average mode

Register Value			Value	Direction	Description
	SPC_CARDMODE 95		9500	read/write	Defines the used operating mode
SPC_REC_STD_BOXCAR 800000h End			800000h	Enables Boxca	r Averaging for standard acquisition.

The total number of samples to be recorded to the on-board memory in Standard Mode is defined by the SPC_MEMSIZE register.

Register	Value	Direction	Description					
SPC_MEMSIZE	10000	read/write	Defines the total number of samples to be recorded per channel.					

FIFO Mode

The Boxcar Averaging in FIFO Mode is similar to the Boxcar Averaging in Standard Mode. In contrast to the standard mode it is not necessary to program the number of samples to be recorded. The acquisition is running until the user stops it. The data is read block by block by the driver as described under FIFO single mode example earlier in this manual.

These blocks are online available for further data processing by the user program. This mode reduces the amount of data to be transferred on the PCI Express bus as gaps of no interest do not have to be transferred. This enables you to use faster sample rates than you would be able to in FIFO mode without Boxcar Averaging.

The advantage of Boxcar Averaging in FIFO mode is that you can stream data online to the host system. You can make real-time data processing or store a huge amount of data to the hard disk. The table below shows the dedicated register for enabling Boxcar Averaging. For detailed information how to setup and start the board in FIFO mode please refer to the according chapter earlier in this manual.

Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode

Register		Value	Direction	Description
SPC_CARDMODE 9500			read/write	Defines the used operating mode
	SPC_REC_FIFO_BOXCAR	1000000h	Enables Boxca	r Averaging for FIFO acquisition.

The number of segments to be recorded must be set separately with the register shown in the following table:

Register Value		Value	Direction	Description					
SPC_LOC	SPC_LOOPS 10020		read/write	Defines the number of segments to be recorded					
	0		Recording will	be infinite until the user stops it.					
	1 [4G - 1]		Defines the toto	Defines the total number of segments to be recorded.					

When using Boxcar Averaging restrictions apply to the allowed sample rates (in essence no divided clock is allowed):



• When using SPC_SPECIALCLOCK, only sample rates within the limits of this mode are allowed (see technical data section, clock for details on the allowed ranges when using SPECIALCLOCK mode).

Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind, that each averaged sample needs 4 bytes (32bit) of memory to be stored.

Minimum memory size as well as minimum and maximum post trigger limits are depending on the averaging/decimation factor defined by SPC_BOX_AVERAGES register.

Due to the internal organization of the card memory there is a certain stepsize for the RAW samples (prior to the averaging). When setting these values the averaging/decimation factor defined by SPC_BOX_AVERAGES register must also be taken into accout for these stepsizes.

The following tables give you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The factor N in the table, is the programmed averaging/decimation factor.

Activated Channels	Used Mode		Memory size SPC_MEMSIZE			Pre trigger			Post trigger SPC_POSTTRIGGER		Segment size SPC_SEGMENTSIZE			
		Min	Max	Step	itep Min Max Step		Step	Min	Max	Step	Min	Max	Step	
1 Ch	Standard Boxcar	32 1G 1		16	16	8k / N	16	16	1G - 16	16	32	1G - 16	16	
	FIFO Boxcar	not used												
2 Ch	Standard Boxcar	32	512M	16	16	8k / N	16	16	512M - 16	16	32	512M - 16	16	
	FIFO Boxcar		not used											
4 Ch	Standard Boxcar	32	32 256M 1		16 8k / N		16	16	256M - 16	16	32	256M - 16	16	
	FIFO Boxcar		not used											

Activated Channels	Used Mode	S	Loops PC_LOOF	PS	Number ofAverages SPC_AVERAGES			
		Min	Max	Step	Min	Max	Step	
1 Ch	Standard Boxcar		not used		2	256	1	
	FIFO Boxcar	(∞) 0	4G - 1	1				
2 Ch	Standard Boxcar		not used		2	256	1	
	FIFO Boxcar	(∞) 0	4G - 1	1				
4 Ch	Standard Boxcar		not used		2	256	1	
	FIFO Boxcar	0 (∞)	4G - 1	1				

All figures listed here are given in samples. An entry of [8k - 16] means [8 kSamples - 16] = 8176 samples.

Trigger Modes

When using Boxcar Averaging all of the cards trigger modes can be used including software trigger. For detailed information on the available trigger modes, please take a look at the relating chapter earlier in this manual.

Output Data Format

When using Boxcar Averaging mode the resulting samples will be 32bit signed integer values per channel, that each consist of the sum of a chosen number of successive RAW samples.

So the resulting "resolution" of the samples increases with the number of averages. For example averaging 16 bit RAW samples two times results in a final resolution of 17 bit, averaging it four times results in a sample with 18 bit "resolution".

By not dividing down the samples by the number of averages in the firmware and providing the user application with the 32 bit wide sums, one can take full advantage of the enhanced resolution by using proper data formats in the application software.

Data organization

Data is organized in a multiplexed way in the transfer buffer the same way as the RAW samples would be. If using 2 channels data of first activated channel comes first, then data of second channel:

Table 193: Spectrum API: boxcar average mode data organization

Activated Channels	Ch0	Ch1	Ch2	Ch3	32bit	wide av	reraged	sample	s orderi	ng in bu	uffer me	mory sta	arting w	rith data	ı offset z	ero					
1 channel	Х				A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16
1 channel		Х			BO	B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13	B14	B15	B16
1 channel			х		C0	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1 channel				Х	DO	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	D16
2 channels	Х	Х			A0	BO	A1	B1	A2	B2	A3	B3	A4	B4	A5	B5	A6	B6	A7	B7	A8
2 channels	Х		х		A0	C0	A1	C1	A2	C2	A3	C3	A4	C4	A5	C5	A6	C6	A7	C7	A8
2 channels	Х			Х	A0	D0	A1	D1	A2	D2	A3	D3	A4	D4	A5	D5	A6	D6	A7	D7	A8
2 channels		Х	х		BO	C0	B1	C1	B2	C2	В3	C3	B4	C4	B5	C5	B6	C6	B7	C7	B8
2 channels		Х		Х	BO	D0	B1	D1	B2	D2	В3	D3	B4	D4	B5	D5	B6	D6	B7	D7	B8
2 channels			Х	Х	C0	DO	C1	D1	C2	D2	C3	D3	C4	D4	C5	D5	C6	D6	C7	D7	C8
4 channels	Х	Х	Х	Х	A0	BO	C0	D0	A1	B1	C1	D1	A2	B2	C2	D2	A3	B3	C3	D3	A4

The samples are re-named for better readability. A0 is sample 0 of channel 0, B4 is sample 4 of channel 1, and so on. The averaged samples now just have a wider format of 32 bit independent of the original RAW sample resolution.

Programming examples

The following example shows how to set up the card for Boxcar Average in standard mode.

```
// define some parameters via variables
uint32 dwNoOfChannels =
                                                     // Two active channels
                                 2;
uint64 qwNumberOfSegments = 4;
                                                    // four segments will be acquired
                                1024;
768;
uint64 qwSegmentSize =
uint64 qwPosttrigger =
                                                    // Set the segment size to 1024 samples
                                                    // Set the posttrigger to 768 samples and therefore
                                                     // the pretrigger will be 256 samples
uint32 dwAverages = 8;
                                                    // averaging factor of 8
uint64 qwSetMemsize = qwSegmentSize * qwNumberOfSegments; // calculate memsize in samples
// for averaging the number of bytes per sample is fixed to 4 (32 bit samples)
// and memory for all channels is needed.
uint64 qwMemInBytes = qwSetMemsize * sizeof(int32) * dwNoOfChannels;
void* pvBuffer = (void*) new uint8[(int) qwMemInBytes];
// set up DMA transfer with the card
spcm dwDefTransfer i64 (stCard.hDrv, SPCM BUF DATA, SPCM DIR CARDTOPC, 0, pvBuffer, 0, qwMemInBytes);
// configure acquisition
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_BOXCAR);
spcm_dwSetParam_i32 (hDrv, SPC_BOX_AVERAGES,dwAverages);
spcm_dwSetParam_i64 (hDrv, SPC_SEGMENTSIZE, qwSegmentSize);
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, qwPosttrigger);
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, qwSetMemsize);
spcm dwSetParam i32 (hDrv, SPC TRIG ORMASK, SPC TMASK SOFTWARE); // simply use software/auto trigger
```

The following example shows how to set up the card for Boxcar Average in FIFO mode.

// define some parameters via variables // 256 segments will be acquired uint64 qwNumberOfSegments = 256; // Set the segment size to 2048 samples // Set the posttrigger to 1920 samples and therefore // the pretrigger will be 128 samples uint64 qwSegmentSize = 2048; uint64 qwPosttrigger = 1920; // averaging factor of 2 uint32 dwAverages = 2; // FIFO buffer setup not shown here for simplicity. See FIFO buffer setup in according chapter for details. // configure acquisition // Configure acquistion spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_FIFO_BOXCAR); // Enables FIFO Boxcar Averaging spcm_dwSetParam_i32 (hDrv, SPC_BOX_AVERAGES,dwAverages); spcm_dwSetParam_i64 (hDrv, SPC_SEGMENTSIZE, qwSegmentSize); spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, qwPosttrigger); spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, qwSetMemsize); spcm_dwSetParam_i64 (hDrv, SPC_LOOPS qwNumberOfSegments); spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_SOFTWARE); // simply use software/auto trigger

Mode 8 bit Storage (Low-Resolution)

Overview

Starting with firmware version V33, the cards and digitizerNETBOX of the 44xx series and the DN2.82x hybridNETBOX allow to optionally reduce the resolution of the A/D samples from their native 14 bit or 16 bit down to 8 bit resolution, such that each sample will only occupy one byte in memory instead of the standard two bytes required. This does not only enhance the size of the on-board memory from 2 GSamples to effectively 4 GSamples, but also reduces the required bandwidth over the PCIe bus or Ethernet and also to the storage devices, such as SSD or HDD.

Available acquisition modes

The following modes are compatible with the data conversion modes of the 44xx series cards and hence can be used to acquire data in a reduced sample resolution:

Table 194: Spectrum API: 8 bit storage mode acquis	ition mode registers
--	----------------------

Mode	Value	Available on	Description
SPC_REC_STD_SINGLE	1h	all cards	Data acquisition to on-board memory for one single trigger event.
SPC_REC_STD_MULTI	2h	all cards	Data acquisition to on-board memory for multiple trigger events. Each recorded segment has the same size. This mode is described in greater detail in a special chapter about the Multiple Recording option.
SPC_REC_FIFO_SINGLE	10h	all cards	Continuous data acquisition for one single trigger event. The on-board memory is used completely as FIFO buffer.
SPC_REC_FIFO_MULTI	20h	all cards	Continuous data acquisition for multiple trigger events.

Due to the internal structure of the board, Gated Sampling and ABA mode are not available using the reduced sample resolution. Please note the different limits of the memory settings (pre trigger, post trigger etc.) below compared to using the native card resolution.



Enabling hardware data conversion

The data conversion modes allow the conversion of acquired sample data in on the fly within the firmware from the cards native resolution (either 14bit or 16bit) down to 8bit and the proper one should be chosen, depending on the cards original or native resolution:

Table 195: Spectrum API: data conversion registers and register settings
--

Register		Value	Direction	Description			
SPC_DAT	ACONVERSION	201400	read/write	Defines the data conversion mode.			
SPC_AVA	ILDATACONVERSION	201401	read Read out the available data conversion modes.				
	SPCM_DC_NONE	Oh	The original data format will be used and no hardware data conversion will be done.				
	SPCM_DC_14BIT_TO_8BIT	100h	14 bit input data is assumed and the resulting samples will be 8bit.				
	SPCM_DC_16BIT_TO_8BIT	200h	16 bit input data is assumed and the resulting samples will be 8bit.				

Sample format

The hardware data conversion shifts the original data words down by either six bits or eight bits, no matter what their content is or what channel they belong to. In case that any digital channels are included included in the original samples, these might also be shifted down, depending on their original location in the samples:



Table 196: Spectrum API: sample format for different cards with data conver	sion mode activated
---	---------------------

	Data Cor	version disabled	Data Conversion enabled					
			SPCM_DC_14BIT_TO_8BIT	SPCM_DC_16BIT_TO_8BIT				
	M4i.445x, M4i.448x	M4i.441x, M4i.442x, M4i.447x	M4i.445x, M4i.448x	M4i.441x, M4i.442x, M4i.447x				
Data bit	14 bit ADC resolution	16 bit ADC resolution	reduced to 8 bit sample resolution	reduced to 8 bit sample resolution				
D15	ADx Bit 13 (sign extension)	ADx Bit 15 (MSB)	not used	not used				
D14	ADx Bit 13 (sign extension)	ADx Bit 14						
D13	ADx Bit 13 (MSB)	ADx Bit 13						
D12	ADx Bit 12	ADx Bit 12						
D11	ADx Bit 11	ADx Bit 11						
D10	ADx Bit 10	ADx Bit 10						
D9	ADx Bit 9	ADx Bit 9						
D8	ADx Bit 8	ADx Bit 8						
D7	ADx Bit 7	ADx Bit 7	D13 (MSB)	D15 (MSB)				
D6	ADx Bit 6	ADx Bit 6	D12	D14				
D5	ADx Bit 5	ADx Bit 5	D11	D13				
D4	ADx Bit 4	ADx Bit 4	D10	D12				
D3	ADx Bit 3	ADx Bit 3	D9	D11				
D2	ADx Bit 2	ADx Bit 2	D8	D10				
D1	ADx Bit 1	ADx Bit 1	D7	D9				
DO	ADx Bit 0 (LSB)	ADx Bit O (LSB)	D6 (LSB)	D8 (LSB)				

Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind that each sample with enabled data conversion only needs 1 bytes of memory to be stored. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory

Activated Channels	Used Mode		Memory siz		Pre trigger SPC PRETRIGGER			Post trigger SPC_POSTTRIGGER			Segment size SPC_SEGMENTSIZE				Loops SPC LOOP	s
		Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step
1 Ch	Standard Single	64	Mem	32	32	Mem - 32	32	32	8G - 32	32		not used			not used	
						ned by mem and	<u>, </u>									
	Standard Multi	64	Mem	32	32	8k	32	32	Mem/2-32	32	64	Mem/2	32		not used	
						d by segment ar										
	FIFO Single		not used		32	8k	32		not used		64	8G - 32	32	0 (∞)	4G - 1	1
	FIFO Multi		not used		32	8k	32	32	8G - 32	32	64	pre+post	32	0 (∞)	4G - 1	1
						(defined by segment and post)										
2 Ch	Standard Single	64	Mem/2	32	32	Mem/2 - 32	32	32	8G - 32	32		not used			not used	
					(defir	(defined by mem and post)										
	Standard Multi	64	Mem/2	32	32	8k	32	32	Mem/4-32	32	64	Mem/4	32		not used	
					(define	d by segment ar	nd post)									
	FIFO Single		not used		32	8k	32		not used		64	8G - 32	32	0 (∞)	4G - 1	1
	FIFO Multi		not used		32	8k	32	32	8G - 32	32	64	pre+post	32	0 (∞)	4G - 1	1
					(define	d by segment ar	nd post)									
4 Ch	Standard Single	64	Mem/4	32	32	Mem/4 - 32	32	32	8G - 16	32		not used			not used	
		(defined by mem and post)		post)												
	Standard Multi	64	Mem/4	32	32	8k	32	32	Mem/8-32	32	64	Mem/8	32		not used	
					(define	efined by segment and post										
	FIFO Single	1	not used	•	32	8k	32		not used	•	64	8G - 32	32	O (∞)	4G - 1	1
	FIFO Multi		not used		32	8k	32	32	8G - 32	32	64	pre+post	32	O (∞)	4G - 1	1
					(define	d by segment ar	nd post)							. ,		

Table 197: Spectrum API: Limits of pre trigger, post trigger and memory size when using 8 bit mode

All figures listed here are given in samples. An entry of [8G - 32] means [8 GSamples - 32] = 8,589,934,560 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

	Installed Memory
	4 GSample
Mem	4 GSample
Mem / 2	2 GSample
Mem / 4	1 GSample
Mem / 8	512 MSample

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values is programmed depends on the used mode. Please read the detailed documentation of the mode.

Converting ADC samples to voltage values

When converting the reduced samples into voltage values the same principles and formulas apply as for the native 14 bit or 16 bit samples, as described earlier in this manual. However the instead of reading out the native ADC resolution from the driver, the reduced 8 bit resolution must be used instead.

Now that the board uses 8 bit samples that provides the full ADC code (without reserving any bits) the new value for ADC_{max} would be 128. The the peak value for a ±1.0 V input range would be 1.0 V (or 1000 mv).

 $V_{In} = ADC_{Code} \times \frac{InputRange_{peak}}{ADC_{max}}$

 $V_{in} = 49 \times \frac{1000 \text{ mV}}{128} = 382.81 \text{ mV}$

A returned reduced sample value of for example +49 (decimal, two's complement, signed representation) would then convert to:

A returned sample value of for example -55 (decimal) would then convert to:

$$V_{in} = -55 \times \frac{1000 \text{ mV}}{128} = -429.69 \text{ mV}$$

Timestamps

General information

The timestamp function is used to record trigger events relative to the beginning of the measurement, relative to a fixed time-zero point or synchronized to an external reset clock. The reset clock can come from a radio clock, a GPS signal or from any other external machine.

The timestamp is internally realized as a very wide counter that is running with the currently used sampling rate. The counter is reset either by explicit software command or depending on the mode by the start of the card. On receiving the trigger event the current counter value is stored in an extra FIFO memory.

This function is designed as an enhancement to the Multiple Recording mode and is also used together with the Gated Sampling and ABA mode, but can also be used with plain single acquisitions.

Each recorded timestamp consists of the number of samples that has been counted since the last counter reset has been done. The actual time in relation to the reset command can be easily calculated by the formula on the right. Please note that the timestamp recalculation depends on the currently used sampling rate. Please have a look at the clock chapter to see how to read out the sampling rate.

If you want to know the time between two timestamps, you can simply calculate this by the formula on the right. $t = \frac{\text{Timestamp}}{\text{Sampling rate}}$

 $\Delta t = \frac{\text{Timestamp}_{n+1} - \text{Timestamp}_n}{\text{Sampling rate}}$

The following registers can be used for the timestamp function:

Table 198: Spectrum API: timestamp related register and available timestamp commands

Register	Value	Direction Description				
SPC_TIMESTAMP_STARTTIME	47030	read/write	read/write Return the reset time when using reference clock mode. Hours are placed in bit 16 to 23, minut placed in bit 8 to 15, seconds are placed in bit 0 to 7. Returned value is expressed as a UTC			
SPC_TIMESTAMP_STARTDATE	47031	read/write Return the reset date when using reference clock mode. The year is placed in bit 16 to 31, is placed in bit 8 to 15 and the day of month is placed in bit 0 to 7				
SPC_TIMESTAMP_TIMEOUT	47045	read/write	Set's a timeout in milli seconds for waiting of an reference clock edge. Writing a zero disables the timeout. Default value is zero.			
SPC_TIMESTAMP_AVAILMODES	47001	read	Returns all available modes as a bitmap. Modes are listed below			
SPC_TIMESTAMP_CMD	47000	read/write	Programs a timestamp mode and performs commands as listed below			
SPC_TSMODE_DISABLE	0	Timestamp is a	disabled.			
SPC_TS_RESET	1h		are reset and the local PC time is stored for read out by SPC_TIMESTAMP_STARTTIME and SPC_TIME- TDATE registers. Only usable with mode TSMODE_STANDARD			
SPC_TSMODE_STANDARD	2h	Standard mode, counter is reset by explicit reset command SPC_TS_RESET or SPC_TS_RESET_WAITREFCLO				
SPC_TSMODE_STARTRESET	4h	Counter is reset on every card start, all timestamps are in relation to card start.				
SPC_TS_RESET_WAITREFCLK	8h	Similar as SPC_TS_RESET, but aimed at SPC_TSCNT_REFCLOCKxxx modes: The counters are reset then the dri waits for the reference edge as long as defined by the timestamp timeout time. After detecting the edge, the loc time is stored for read out by SPC_TIMESTAMP_STARTTIME and SPC_TIMESTAMP_STARTDATE registers. Only u with mode TSMODE STANDARD				
SPC_TSCNT_INTERNAL	100h	Counter is run	Counter is running with complete width on sampling clock			
SPC_TSCNT_REFCLOCKPOS	200h	Counter is spli clock	it, upper part is running with external reference clock positive edge, lower part is running with sampling			
SPC_TSCNT_REFCLOCKNEG	400h	Counter is spl pling clock	it, upper part is running with external reference clock negative edge, lower part is running with sam-			
SPC_TSXIOACQ_ENABLE	1000h	Enables the trigger synchronous acquisition of the multi-purpose inputs with every stored timestamp in the upper 64 bit. See Multi-purpose I/O chapter for details on these inputs.				
SPC_TSFEAT_NONE	0	No additional timestamp is created. The total number of stamps is only trigger related.				
SPC_TSFEAT_STORE1STABA	10000h	Enables the creation of one additional timestamp for the first A area sample when using the optional ABA (dual-tim base) mode.				
SPC_TSFEAT_TRGSRC	80000h	Reding this flag from the SPC_TIMESTAMP_AVAILMODES indicates that the card is capable of encoding the transformation of the timestamp. Writing this flag to the SPC_TIMESTAMP_CMD register enables the storage of the trigger source in the upper 6 the timestamp value.				

Writing of SPC_TS_RESET and SPC_TS_RESET_WAITREFCLK to the command register can only have an effect on the counters, if the cards clock generation is already active and the timestamp mode has been written to the hardware. This is the case when the card either has already done an acquisition with enabled timestamps after the last reset or if the clock setup and timestamp mode has already been actively transferred to the card by issuing the M2CMD_CARD_WRITESETUP command.

Example for setting timestamp mode:

The timestamp mode must consist of one of the mode constants, one of the counter and one of the feature constants:

```
// setting timestamp mode to standard using internal clocking
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_INTERNAL | SPC_TSFEAT_NONE);
// setting timestamp mode to start reset mode using internal clocking
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STARTRESET | SPC_TSCNT_INTERNAL | SPC_TSFEAT_NONE);
// setting timestamp mode to standard using external reference clock with positive edge
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_REFCLOCKPOS | SPC_TSFEAT_NONE);
```

Timestamp modes

Standard mode

In standard mode the timestamp counter is set to zero once by writing the TS_RESET command to the command register. After that command the counter counts continuously independent of start and stop of acquisition. The timestamps of all recorded trigger events are referenced to this common zero time. With this mode you can calculate the exact time difference between different recordings and also within one acquisition (if using for example Multiple Recording).




Image 75: drawing of timestamp acquisition in standard mode in relation to card start and trigger detection

The following table shows the valid values that can be written to the timestamp command register for this mode:

Table 199: Spectrum API: timestamp commands for standard mode

Register		Value	Direction	Description		
SPC_TIM	estamp_cmd	47000 read/w		Programs a timestamp mode and performs commands as listed below		
	SPC_TSMODE_DISABLE	0	Timestamp is disabled.			
	SPC_TS_RESET	1h	The timestamp counter is set to zero			
	SPC_TSMODE_STANDARD	2h	Standard mode, counter is reset by explicit reset command.			
	SPC_TSCNT_INTERNAL	100h	Counter is running with complete width on sampling clock			

Please keep in mind that this mode only work sufficiently as long as you don't change the sampling rate between two acquisitions that you want to compare.



StartReset mode

In StartReset mode the timestamp counter is set to zero on every start of the card. After starting the card the counter counts continuously. The timestamps of one recording are referenced to the start of the recording. This mode is very useful for Multiple Recording and Gated Sampling (see according chapters for detailed information on these two optional modes).




Image 76: drawing of timestamp acquisition in start-reset mode in relation to card start and trigger detection

The following table shows the valid values that can be written to the timestamp command register.

Register Value Direction Description SPC TIMESTAMP CME 47000 Programs a timestamp mode and performs commands as listed below SPC_TSMODE_DISABLE 0 Timestamp is disabled. SPC_TSMODE_STARTRESET 4h Counter is reset on every card start, all timestamps are in relation to card start. SPC_TSCNT_INTERNAL 100h Counter is running with complete width on sampling clock

Table 200: Spectrum API: timestamp commands for star-reset mode

Refclock mode

In addition to the counter counting the samples a second separate counter is utilized. An additional external signal is used, which affects both counters and needs to be fed in externally. This external reference clock signal will reset the sample counter and also increase the second counter. The second counter holds the number of the clock edges that have occurred on the external reference clock signal and the sample counter holds the position within the current reference clock period with the resolution of the sampling rate.

This mode can be used to obtain an absolute time reference when using an external radio clock or a GPS receiver. In that case the higher part is counting the second since the last reset and the lower part is counting the position inside the second using the current sampling rate.

Please keep in mind that as this mode uses an additional external signal and can therefore only be used when connecting an reference clock signal on the related connector on the card:



- X0 on M4i/M4x/M5i and related digitizerNETBOX products
- X1 on M2p and related digitizerNETBOX products

The counting is initialized with the timestamp reset command. Both counters will then be set to zero.




Image 77: drawing of timestamp acquisition in refclock mode in relation to card start and trigger detection

The following table shows the valid values that can be written to the timestamp command register for this mode:

Table 201: Spectrum API: timestamp commands for refclock mode

Registe	r	Value	Direction Description			
SPC_TIA	MESTAMP_STARTTIME	47030	read/write	Return the reset time when using reference clock mode. Hours are placed in bit 16 to 23, minutes are placed in bit 8 to 15, seconds are placed in bit 0 to 7		
SPC_TIA	MESTAMP_STARTDATE	47031	read/write	Return the reset date when using reference clock mode. The year is placed in bit 16 to 31, the month is placed in bit 8 to 15 and the day of month is placed in bit 0 to 7		
SPC_TIA	NESTAMP_TIMEOUT	47045	read/write	Sets a timeout in milli seconds for waiting for a reference clock edge		
SPC_TIA	NESTAMP_CMD	47000	read/write	Programs a timestamp mode and performs commands as listed below		
	SPC_TSMODE_DISABLE	0	Timestamp is disabled.			
	SPC_TS_RESET	1h	The counters are reset and the local PC time is stored for read out by SPC_TIMESTAMP_STARTTIME and SPC_TIME STAMP_STARTDATE registers.			
	SPC_TS_RESET_WAITREFCLK	8h	Similar as SPC_TS_RESET, but aimed at SPC_TSCNT_REFCLOCKxxx modes: The counters are reset then the driver waits for the reference edge as long as defined by the timeout time. After detecting the edge, the local PC time is stored for read out by SPC_TIMESTAMP_STARTTIME and SPC_TIMESTAMP_STARTDATE registers.			
	SPC_TSMODE_STANDARD	2h	Standard mod	le, counter is reset by explicit reset command.		
	SPC_TSMODE_STARTRESET	4h	Counter is reset on every card start, all timestamps are in relation to card start.			
	SPC_TSCNT_REFCLOCKPOS	200h	Counter is split, upper part is running with external reference clock positive edge, lower part is running with sampling clock			
	SPC_TSCNT_REFCLOCKNEG	400h	Counter is split, upper part is running with external reference clock negative edge, lower part is running with sam- pling clock			

To synchronize the external reference clock signal with the PC clock it is possible to perform a timestamp reset command which waits a specified time for the occurrence of the external clock edge. As soon as the clock edge is found the function stores the current PC time and date which can be used to get the absolute time. As the timestamp reference clock can also be used with other clocks that don't need to be synchronized with the PC clock the waiting time can be programmed using the SPC_TIMESTAMP_TIMEOUT register.

Example for initialization of timestamp reference clock and synchronization of a seconds signal with the PC clock:

```
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_REFCLOCKPOS);
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_TIMEOUT, 1500);
if (ERR_TIMESTAMP_SYNC == spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TS_RESET_WAITREFCLK))
printf ("Synchronization with external clock signal failed\n");
// now we read out the stored synchronization clock and date
int32 lSyncDate, lSyncTime;
spcm_dwGetParam_i32 (hDrv, SPC_TIMESTAMP_STARTDATE, &lSyncDate);
spcm_dwGetParam_i32 (hDrv, SPC_TIMESTAMP_STARTDATE, &lSyncTime); // expressed as UTC time
// and print the start date and time information (European format: day.month.year hour:minutes:seconds)
printf ("Start date: %02d.%02d.%04\n", lSyncDate & 0xff, (lSyncTime >> 8) & 0xff, (lSyncTime & 0xff);
```

Reading out the timestamps

<u>General</u>

The timestamps are stored in an extra FIFO that is located in hardware on the card. This extra FIFO can read out timestamps using DMA transfer similar to the DMA transfer of the main sample data DMA transfer. The card has three completely independent busmaster DMA engines in hardware allowing the simultaneous transfer of both timestamp and sample data.

As seen in the picture there are separate FIFOs holding ABA (if available) and timestamp data.




Image 78: Overview of acquisition data, ABA data and timestamp data DMA transfer

Although an M4i is shown here, this applies to M4x, M2p and M5i cards as well. Each FIFO has its own DMA channel, the way data is handled by the DMA engine is similar for both kinds of extra FIFOs and is also very similar to the main sample data transfer engine. Therefore additional information can be found in the chapter explaining the main data transfer.

Commands and Status information for extra transfer buffers.

As explained above the data transfer is performed with the same command and status registers like the card control and sample data transfer. It is possible to send commands for card control, data transfer and extra FIFO data transfer at the same time

Table 202: Spectrum API: extra DMA comman	nds (ABA and Timestamp)
---	-------------------------

Registe	r	Value	Direction	Description				
SPC_M2	CMD	100	write only	Executes a command for the card or data transfer				
	M2CMD_EXTRA_STARTDMA	100000h	Starts the DMA transfer for an already defined buffer.					
	M2CMD_EXTRA_WAITDMA	200000h	Waits until the data transfer has ended or until at least the amount of bytes defined by notify size are availe wait function also takes the timeout parameter into account.					
	M2CMD_EXTRA_STOPDMA	400000h	Stops a runnin	g DMA transfer. Data is invalid afterwards.				
	M2CMD_EXTRA_POLL	800000h	Polls data without using DMA. As DMA has some overhead and has been implemented for fast data trans amounts of data it is in some cases more simple to poll for available data. Please see the detailed examp mode. It is not possible to mix DMA and polling mode.					

The extra FIFO data transfer can generate one of the following status information:.

Register Value			Direction	Description					
SPC_M2STATUS 110			read only	Reads out the current status information					
	M2STAT_EXTRA_BLOCKREADY	1000h	The next data block as defined in the notify size is available. It is at least the amount of data available but it also a be more data.						
	M2STAT_EXTRA_END	2000h	The data trans	er has completed. This status information will only occur if the notify size is set to zero.					
	M2STAT_EXTRA_OVERRUN	4000h	The data transfer had on overrun (acquisition) or underrun (replay) while doing FIFO transfer.						
	M2STAT_EXTRA_ERROR	8000h	An internal error occurred while doing data transfer.						

Table 203: Spectrum APUI: extra DMA status (ABA and Timestamp)

Data Transfer using DMA

Data transfer consists of two parts: the buffer definition and the commands/status information that controls the transfer itself. Extra data transfer shares the command and status register with the card control, data transfer commands and status information.

The DMA based data transfer mode is activated as soon as the M2CMD_EXTRA_STARTDMA is given. Please see next chapter to see how the polling mode works.

Definition of the transfer buffer

Before any data transfer can start it is necessary to define the transfer buffer with all its details. The definition of the buffer is done with the spcm_dwDefTransfer function as explained in an earlier chapter. The following example will show the definition of a transfer buffer for timestamp data, definition for ABA data is similar:

spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 0, pvBuffer, 0, lLenOfBufferInBytes);

In this example the notify size is set to zero, meaning that we don't want to be notified until all extra data has been transferred. Please have a look at the sample data transfer in an earlier chapter to see more details on the notify size.

Please note that extra data transfer is only possible from card to PC and there's no programmable offset available for this transfer.

M5i cards only:

On M5i cards the ILenOfBufferInBytes parameter needs to be an integer multiple of 64 bytes.



Buffer handling

A data buffer handshake is implemented in the driver which allows to run the card in different data transfer modes. The software transfer buffer is handled as one large buffer for each kind of data (timestamp and ABA) which is on the one side controlled by the driver and filled automatically by busmaster DMA from the hardware extra FIFO buffer and on the other hand it is handled by the user who set's parts of this software buffer available for the driver for further transfer. The handshake is fulfilled with the following 3 software registers:

Register	Value	Direction	Description
SPC_ABA_AVAIL_USER_LEN	210	read	This register contains the currently available number of bytes that are filled with newly transferred slow ABA data. The user can now use this ABA data for own purposes, copy it, write it to disk or start calculations with this data.
SPC_ABA_AVAIL_USER_POS	211	read	The register holds the current byte index position where the available ABA bytes start. The register is just intended to help you and to avoid own position calculation
SPC_ABA_AVAIL_CARD_LEN	212	write	After finishing the job with the new available ABA data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.
SPC_TS_AVAIL_USER_LEN	220	read	This register contains the currently available number of bytes that are filled with newly transferred timestamp data. The user can now use these timestamps for own purposes, copy it, write it to disk or start calculations with the timestamps.
SPC_TS_AVAIL_USER_POS	221	read	The register holds the current byte index position where the available timestamp bytes start. The reg- ister is just intended to help you and to avoid own position calculation
SPC_TS_AVAIL_CARD_LEN	222	write	After finishing the job with the new available timestamp data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.

Table 204: Spectrum API: ABA and Timestamp DMA buffer handling registers

Directly after start of transfer the SPC_XXX_AVAIL_USER_LEN is every time zero as no data is available for the user and the SPC_XXX_AVAIL_-CARD_LEN is every time identical to the length of the defined buffer as the complete buffer is available for the card for transfer.

The counter that is holding the user buffer available bytes (SPC_XXX_AVAIL_USER_LEN) is sticking to the defined notify size at the DefTransfer call. Even when less bytes already have been transferred you won't get notice of it if the notify size is programmed to a higher value.




<u>Remarks</u>

- The transfer between hardware FIFO buffer and application buffer is done with scatter-gather DMA using a busmaster DMA controller located on the card. Even if the PC is busy with other jobs data is still transferred until the application buffer is completely used.
- As shown in the drawing above the DMA control will announce new data to the application by sending an event. Waiting for an event is
 done internally inside the driver if the application calls one of the wait functions. Waiting for an event does not consume any CPU time
 and is therefore highly requested if other threads do lot of calculation work. However it is not necessary to use the wait functions and one
 can simply request the current status whenever the program has time to do so. When using this polling mode the announced available

bytes still stick to the defined notify size!

• If the on-board FIFO buffer has an overrun data transfer is stopped immediately.

Buffer handling example for DMA timestamp transfer (ABA transfer is similar, just using other registers)



The extra FIFO has a quite small size compared to the main data buffer. As the transfer is done initiated by the hardware using busmaster DMA this is not critical as long as the application data buffers are large enough and as long as the extra transfer is started BEFORE starting the card.



Data Transfer using Polling

If the extra data is quite slow and the delay caused by the notify size on DMA transfers is unacceptable for your application it is possible to use the polling mode. Please be aware that the polling mode uses CPU processing power to get the data and that there might be an overrun if your CPU is otherwise busy. You should only use polling mode in special cases and if the amount of data to transfer is not too high.

Most of the functionality is similar to the DMA based transfer mode as explained above.

The polling data transfer mode is activated as soon as the M2CMD_EXTRA_POLL is executed.

Definition of the transfer buffer

This is similar to the above explained DMA buffer transfer. The value "notify size" is ignored and should be set to 4k (4096).

Buffer handling

The buffer handling is also similar to the DMA transfer. As soon as one of the registers SPC_TS_AVAIL_USER_LEN or SPC_ABA_AVAIL_USER_LEN is read the driver will read out all available data from the hardware and will return the number of bytes that has been read. In minimum this will be one DWORD = 4 bytes.

Buffer handling example for polling timestamp transfer (ABA transfer is similar, just using other registers)

```
int8* pcData = (int8*) pvAllocMemPageAligned (lBufSizeInBytes);
// we now define the transfer buffer with the minimum notify size of one page = 4 kByte
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 4096, (void*) pcData, 0, lBufSizeInBytes);
// we start the polling mode
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_POLL);
// this is our polling loop
do
    spcm dwGetParam i32 (hDrv, SPC TS AVAIL USER LEN, &lAvailBytes);
    spcm dwGetParam i32 (hDrv, SPC TS AVAIL USER POS, & lBytePos);
    if (lAvailBvtes > 0)
         printf ("We now have %d new bytes available\n", lAvailBytes);
printf ("The available data starts at position %d\n", lBytesPos);
         // we take care not to go across the end of the buffer
         if ((lBytePos + lAvailBytes) >= lBufSizeInBytes)
              lAvailBytes = lBufSizeInBytes - lBytePos;
         // our do function get's a pointer to the start of the available data section and the length
vProcessTimestamps (&pcData[lBytesPos], lAvailBytes);
         // the buffer section is now immediately set available for the card
spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lAvailBytes);
while (!dwError); // we loop forever if no error occurs
```

Comparison of DMA and polling commands

This chapter shows you how small the difference in programming is between the DMA and the polling mode:

	DMA mode	Polling mode
Define the buffer	spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR);	spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR);
Start the transfer	spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_STARTDMA)	spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_POLL)
Wait for data	spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_WAITDMA)	not in polling mode
Available bytes?	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);
Min available bytes	programmed notify size	4 bytes
Current position?	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);	spcm_dwGetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lBytes);
Free buffer for card	spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lBytes);	spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_CARD_LEN, lBytes);

Data format

Each timestamp is 128 bit long and internally mapped to two consecutive 64 bit (8 bytes) values. The lower 64 bit (counter value) contains the number of clocks that have been recorded with the currently used sampling rate since the last counter-reset has been done. The matching time can easily be calculated as described in the general information section at the beginning of this chapter.

The values the counter is counting and that are stored in the timestamp FIFO represent the moments the trigger event occurs internally. Compared to the real external trigger event, these values are delayed. This delay is fix and therefore can be ignored, as it will be identical for all recordings with the same setup.

Standard data format

When internally mapping the timestamp from 128 bit to two 64 bit values, the unused upper 64 bits are filled up with zeros.

Table 205: Spectrum API: timestamp sample format for standard mode

Timestamp Mode	16 th byte		11 th byte	10 th byte	9 th byte	8 th byte	7 th byte	6 th byte	5 th byte	4 th byte	3 rd byte	2 nd byte	1 st byte
Standard/StartReset	Oh	Oh				64 bit wide Timestamp							
Refclock mode	Oh			24 bit wide Refcla	40 bit wide Timestamp								

Extended timestamp data format

Sometimes it is useful to store the level of additional external static signals together with a recording, such as e.g. control inputs of an external input multiplexer or settings of other external equipment. When programming a special flag the upper 64 bit of every 128 bit timestamp

value is not (as in standard data mode) filled up with leading zeros, but with the values of either the digital inputs (X3, X2, X1) or optionally also (X10 ...X3). The following table shows the resulting 128 bit timestamps.

Table 206: Spectrum API: timestamp sample format for extended mode

Timestamp Mode	16 th byte		14 th byte	13 th byte	•••	9 th byte	8 th byte	7 th byte	6 th byte	5 th byte	4 th byte	3 rd byte	2 nd byte	1 st byte	
Standard/StartReset	Oh			Extra Date	a Wo	rd	64 bit wide Timestamp								
Refclock mode	Oh			Extra Data Word			24 bit wide Refc	40 bit w	vide Times	tamp					

The above mentioned "Extra Data Word" contains the following 40bit wide data, depending on the selected timestamp data format:

Table 207: Spectrum API: timestamp extra data word format

Timestamp Data Format	Bit 39		Bit 32	Bit 31	Bit 	Bit 26	Bit 25		Bit 16	Bit 15		Bit 13	Bit 12	Bit 11	Bit 10		Bit O
no special data format is set	Oh																
SPC_TSXIOACQ_ENABLE	X10.	. X3 (op	tion)	Oh						Х2	XO		Oh				
SPC_TSFEAT_TRGSRC	Oh			_			mask	er source PXI sour able bel	rces)	Oh					mask	er source (Ch0 able bel	Force)
SPC_TSXIOACQ_ENABLE SPC_TS- FEAT_TRGSRC	X10.	. X3 (op	tion)	Oh			mask	er source PXI sour able bel	rces)	X2	XO		Oh		mask	er source (Ch0 able bel	Force)

The multi-purpose lines X10...X3 are only available when the additional digital I/O option (DigSMA) is installed. For cards where this option is not installed, Bits 39 down to 32 are always zero. Depending on the chosen mode for acquiring digital data (see Multi-Purpose I/O chapter for details) either group (X2..X0) <u>or</u> (X10..X3) are active as digital input lines, whilst the inactive group is always zero.

The trigger sources are encoded as follows:

SPC_TRGSRC_MASK_CH0	1h	Set when a trigger event occurring on channel 0 was leading to final trigger event.
SPC_TRGSRC_MASK_CH1	2h	Set when a trigger event occurring on channel 1 was leading to final trigger event.
SPC_TRGSRC_MASK_CH2	4h	Set when a trigger event occurring on channel 2 was leading to final trigger event.
SPC_TRGSRC_MASK_CH3	8h	Set when a trigger event occurring on channel 3 was leading to final trigger event.
SPC_TRGSRC_MASK_EXT0	100h	Set when a trigger event occurring on external trigger(Ext0) was leading to final trigger event.
SPC_TRGSRC_MASK_EXT1	200h	Set when a trigger event occurring on external trigger(Ext1) was leading to final trigger event.
SPC_TRGSRC_MASK_FORCE	400h	Set when a trigger event occurring by using the force trigger command is leading to final trigger event.
SPC_TRGSRC_MASK_PXIO	10000h	M4x only: Set when a trigger event occurring on PXI trigger 0 was leading to final trigger event.
SPC_TRGSRC_MASK_PXI1	20000h	M4x only: Set when a trigger event occurring on PXI trigger 1 was leading to final trigger event.
SPC_TRGSRC_MASK_PXI2	40000h	M4x only: Set when a trigger event occurring on PXI trigger 2 was leading to final trigger event.
SPC_TRGSRC_MASK_PXI3	80000h	M4x only: Set when a trigger event occurring on PXI trigger 3 was leading to final trigger event.
SPC_TRGSRC_MASK_PXI4	100000h	M4x only: Set when a trigger event occurring on PXI trigger 4 was leading to final trigger event.
SPC_TRGSRC_MASK_PXI5	200000h	M4x only: Set when a trigger event occurring on PXI trigger 5 was leading to final trigger event.
SPC_TRGSRC_MASK_PXI6	400000h	M4x only: Set when a trigger event occurring on PXI trigger 6 was leading to final trigger event.
SPC_TRGSRC_MASK_PXI7	800000h	M4x only: Set when a trigger event occurring on PXI trigger 7 was leading to final trigger event.
SPC_TRGSRC_MASK_PXISTAR	1000000h	M4x only: Set when a trigger event occurring on PXI star-trigger was leading to final trigger event.
SPC_TRGSRC_MASK_PXIDSTARB	2000000h	M4x only: Set when a trigger event occurring on PXI DStarB was leading to final trigger event.

Selecting the timestamp data format

Table 208: Spectrum API: timestamp data format register

Register	Value	Direction	Description					
SPC_TIMESTAMP_CMD	47000	read/write	Programs a timestamp mode and performs commands as listed below					
SPC_TSXIOACQ_ENABLE	1000h	Enables the trigger synchronous acquisition of the X0X2 or X3X10 inputs with every stored timestamp in the u 64 bit.						
SPC_TSFEAT_TRGSRC	80000h	Enables the sta	rage of the trigger source in the upper 64 bit of the timestamp value.					

The selection between the different data format for the timestamps is done with a flag that is written to the timestamp command register. As this register is organized as a bitfield, the data format selection is available for all possible timestamp modes and different data modes can be combined.


Combination of Memory Segmentation Options with Timestamps

This topic should give you a brief overview how the timestamp option interacts with the options Multiple Recording and ABA mode for which the timestamps option has been made.

Multiple Recording and Timestamps

Multiple Recording is well matching with the timestamp option. If timestamp recording is activated each trigger event and therefore each Multiple Recording segment will get timestamped as shown in the drawing on the right.

Please keep in mind that the trigger events are timestamped, not the beginning of the acquisition. The first sample that is available is at the time position of [Timestamp - Pretrigger].



The programming details of the timestamp option is explained in an extra chapter.

Image 79: drawing of Multiple Recording Acquisition with Timestamps

The following example shows the setup of the Multiple Recording mode together with activated timestamps recording and a short display of the acquired timestamps. The example doesn't care for the acquired data itself and doesn't check for error:

// setup of the Multiple Recording mode // Secup of the wherefore meetofuling mode spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_STD_MULTI); // Enable Standard Multiple Recording spcm_dwSetParam_i64 (hDrv, SPC_SEGMENTSIZE, 1024); // Segment size is 1 kSamples, Posttr. spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 768); // samples and pretrigger therefore 2 spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, 4096); // 4 kSamples in total acquired -> 4 // Segment size is 1 kSamples, Posttrigger is 768 // samples and pretrigger therefore 256 samples. // 4 kSamples in total acquired -> 4 segments // setup the Timestamp mode and make a reset of the timestamp counter spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_INTERNAL); spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_RESET); // now we define a buffer for timestamp data and start the acquistion. Each timestamp is 128 bit = 16 bytes. int64* pllStamps = (int64*) pvAllocMemPageAligned (16 * 4); spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 0, (void*) pllStamps, 0, 4 * 16); spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_EXTRA_STARTDMA); $\prime\prime$ we wait for the end timestamps transfer which will be received if all segments have been recorded spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_EXTRA_WAITDMA); as we now have the timestamps we just print them and calculate the time in milli seconds // do "simplicity only the lower 64 bit part of the 128 bit stamp is used, hence only every
// second array element of pllStamps is used here. int64 llSamplerate; double dTime_ms; spcm_dwGetParam_i64 (hDrv, SPC_SAMPLERATE, &llSamplerate); for (int i = 0; i < 4; i++) dTime ms = 1000.0 * pllStamps[2 * i] / llSamplerate); printf ("#%d: %I64d samples = %.3f ms\n", i, pllStamps[2 * i], dTime_ms);

Gate-End Alignment

Due to the structure of the on-board memory, the length of a gate will be rounded up until the next card specific alignment:

Table 209: Spectrum API: gate end alignement in Gated Sampling mode

	M2i +	M2i-exp	M4i -	⊦ M4x	M2p			
Active Channels	8bit	12/14/16 bit	8bit	14/16 bit	A/D and D/A 16bit	DIO		
1 channel	4 Samples	2 Samples	32 Samples	16 Samples	8 Samples	-		
2 channels	2 Samples	1 Samples	16 Samples	8 Samples	4 Samples	-		
4 channels	1 Sample	1 Samples	8 Samples	4 Samples	2 Samples	-		
8 channels	-	1 Samples	-	-	1 Samples	-		
16 channels	-	1 Samples	-	-	-	8 Samples		
32 channels	-	-	-	-	-	4 Samples		

So in case of a M4i.22xx card with 8bit samples and one active channel, the gate-end can only stop at 32Sample boundaries, so that up to 31 more samples can be recorded until the post-trigger starts. The timestamps themselves are not affected by this alignment.

Gated Sampling and Timestamps

Gated Sampling and the timestamp mode fit very good together. If timestamp recording is activated each gate will get timestamped as shown in the drawing on the right. Both, beginning and end of the gate interval, are timestamped. Each gate segment will therefore produce two timestamps (Timestamp1 and Timestamp2) showing start of the gate interval and end of the gate interval. By taking both timestamps into account one can read out the time position of each gate as well as the length in samples. There is no other way to examine the length of each gate segment than reading out the timestamps.


Please keep in mind that the gate signals are timestamped, not the beginning Image 80: Drawing of Gated Sampling mode and Timestamp positions and end of the acquisition. The first sample that is available is at the time po-

sition of [Timestamp1 - Pretrigger]. The length of the gate segment is [Timestamp2 - Timestamp1 + Alignment + Pretrigger + Posttrigger]. The last sample of the gate segment is at the position [Timestamp2 + Alignment + Posttrigger]. When using the standard gate mode the end of recording is defined by the expiring memsize counter. In standard gate mode there will be an additional timestamp for the last gate segment, when the maximum memsize is reached!

The programming details of the timestamp mode are explained in an extra chapter.

The following example shows the setup of the Gated Sampling mode together with activated timestamps recording and a short display of the acquired timestamps. The example doesn't care for the acquired data itself and doesn't check for error:

```
// setup of the Gated Sampling mode
spcm_dwSetParam_i64 (hDrv, SPC_PETRIGGER, 32);
spcm_dwSetParam_i64 (hDrv, SPC_PETRIGGER, 32);
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, 32);
                                                                                   // Enables Standard Gated Sampling
                                                                                   // 32 samples to acquire before gate start
// 32 samples to acquire before gate end
                                                                                   // 4 kSamples in total acquired
// setup the Timestamp mode and make a reset of the timestamp counter
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STANDARD | SPC_TSCNT_INTERNAL);
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TS_RESET);
   now we define a buffer for timestamp data and start acquistion, each timestamp is 128 bit = 16 bytes
// as we don't know the number of gate intervals we define the buffer quite large
         pllStamps = (int64*) pvAllocMemPageAligned (16 * 1000);
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_TIMESTAMP, SPCM_DIR_CARDTOPC, 0, (void*) pllstamps, 0, 1000 * 16);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_EXTRA_STARTDMA);
// we wait for the end of timestamps transfer and read out the number of timestamps that have been acquired
int32 lAvailTimestampBytes;
spcm dwSetParam i32 (hDrv, SPC M2CMD, M2CMD EXTRA WAITDMA);
spcm_dwSetParam_i32 (hDrv, SPC_TS_AVAIL_USER_LEN, &lAvailTimestampBytes);
// as we now have the timestamps we just print them and calculate the time in milli seconds // for simplicity only the lower 64 bit part of the 128 bit stamp is used, hence only every // second array element of pllStamps is used here.
int64 llSamplerate, llLen, llAlign;
double dTime ms;
spcm_dwGetParam_i64 (hDrv, SPC_SAMPLERATE, &llSamplerate);
spcm_dwGetParam_i64 (hDrv, SPC_GATE_LEN_ALIGNMENT, &llAlign);
// each even 128 bit timestamp is the start position of a gate segment each odd stamp is the end position for (int i = 0; (i < (lAvailTimestampBytes / 16)) && (i < 1000); i++)
     dTime_ms = 1000.0 * pllStamps[4 * i] / llSamplerate;
llLen = pllStamps[4 * i + 2] - pllStamps[4 * i] + 32 + 32; // (stop - start) + pre + post
     if ((llLen % llAlign) != 0)
           llLen = (llLen + llAlign) - (llLen % llAlign); // correct for alignment
     printf ("#%d: Start %I64d samples = %.3f ms", i, pllStamps[4 * i], dTime_ms);
     printf ("(Len = %I64d samples) \n", llLen);
```



ABA Mode and Timestamps

The ABA mode is well matching with the timestamp option. If timestamp recording is activated, each trigger event and therefore each B time base segment will get time tamped as shown in the drawing on the right.

Please keep in mind that the trigger events - located in the B area - are time tamped, not the beginning of the acquisition. The first B sample that is available is at the time position of [Timestamp - Pretrigger].

The first A area sample is related to the card start and therefore in a fixed but various settings dependent relation to the timestamped B sample. To bring exact relation between the first A area sample (and therefore all area A samples) and the B area samples it is possible to let the card stamp the first A area sample automatically after the card start. The following table shows the register to enable this mode:




Table 210: Spectrum API: timestamp command register and ABA mode settings

Register	Register Value			Description				
SPC_TIMESTAMP_CMD 47000			read/write	Programs a timestamp setup including mode and additional features				
	SPC_TSFEAT_MASK	ature relating bits of the SPC_TIMESTAMP_CMD bitmask.						
	SPC_TSFEAT_STORE1STABA	10000h	Enables storage of one additional timestamp for the first A area sample (B time base related) in addition to t related timestamps.					
	SPC_TSFEAT_NONE	Oh	No additional timestamp is created. The total number of stamps is only trigger related.					

This mode is compatible with all existing timestamp modes. Please keep in mind that the timestamp counter is running with the B area timebase.

// normal timestamp setup (e.g. setting timestamp mode to standard using internal clocking)
uint32 dwTimestampMode = (SPC_TSMODE_STANDARD | SPC_TSMODE_DISABLE);
// additionally enable index of the first A area sample
dwTimestampMode |= SPC_TSFEAT_STORE1STABA;
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, dwTimestampMode);

The programming details of the ABA mode and timestamp modes are each explained in an dedicated chapter in this manual.

Mode Block Average (Firmware Option)


Overview

General Information

The Block Average Module improves the fidelity of any repetitive signal by removing its random noise components. The Module allows multiple single acquisitions to be made, accumulated and averaged. The process reduces random noise improving the visibility of the repetitive signal. The averaged signal has an enhanced measurement resolution and increased signal-to-noise (SNR) ratio.

The complete averaging process is performed inside the FPGA of the digitizer and involves no CPU load at all. Averaging also reduces the amount of data that needs to be transferred to the host PC further reducing CPU demand and speeding up measurement times.

The Block Average mode is fully compatible with streaming (FIFO) mode so that the digitizer can accumulate and average signals for hours or days without losing a single event. The Module takes advantage of an advanced trigger circuit, with very fast re-arm time, so that signals can



ADC Data

Image 82: block average FPGA option block diagram

The signal processing firmware also includes the standard digitizer firmware so that normal digitizer operation can be performed with no limitations.

Principle of operation

In Block Average mode the acquisition works very similar to the Multiple Recording mode.

The memory is segmented and with each trigger condition a predefined number of samples, a segment, is acquired. Trigger A/D Data A/D Data Dead Time between Consecutive Segments Averaged Data

Image 83: block average FPGA option - principle of operation

The Block Average option now takes a programmable number of these acquired consecutive data

segments and averages them sample by sample over one another.

The result of one averaging operation is a segment with summed values, that has the same length as each original "RAW" segments, but each sample now consists of the sum of all samples of the averaged segment at the same location in relation to the trigger signal.

In order to get any meaningful results out of the Block Average operation, a repetitive signal is required along with a stable trigger condition.

Simplified Block Diagram

The following block diagram shows the general structure and data flows of the M4i/M4x/M5i based digitizer hardware. When running in the standard digitizer configuration the signal processing block simply consists of a bypass, handing the input data to the memory controller without further calculations.




Image 84: simplified block diagram of FPGA structure with signal processing firmware block

Setting up the Acquisition

The Block Average mode allows the acquisition of data blocks with multiple trigger events without restarting the hardware.

With each trigger event, one segment will be acquired (as shown) and the "Segment" is then processed by the average firmware. The on-board memory will be divided into several segments of the same size to hold the processed data. Each segment will be filled with data from the Averager, if the defined number of triggered segments have been acquired. As this mode is totally controlled in hardware there is a very small re-arm time from end of one segment until the trigger detection is enabled again. You'll find that re-arm time in the technical data section of this manual.

The following table shows the register for defining the structure of the segments to be recorded with each trigger event.




Image 85: timing diagram of block average acquistion

Table 211: Spectrum API: software registers and register settings for programming the block average mode

Register	Value	Direction	Description
SPC_POSTTRIGGER	10100	read/write	Defines the number of samples per channel to be recorded after the trigger event.
SPC_SEGMENTSIZE	10010	read/write	Size of one triggered segment (in RAW samples) as well as the averaged segment (in 32bit samples). The total number of samples to be recorded per channel after detection of one trigger event includes the time recorded before the trigger (pre trigger = segmentsize - posttrigger).
SPC_AVERAGES	10050	read/write	Defines the number of triggered segments that are averaged sample per sample over one another.

Each segment consist of pretrigger and posttrigger samples. The user always has to set the total segment size and the posttrigger, while the pretrigger is calculated within the driver with the formula: [pretrigger] = [segment size] - [posttrigger].

When using Block Averaging the maximum pretrigger is limited depending on the number of active channels. When the calculated value exceeds that limit, the driver will return the error ERR_PRETRIGGERLEN. Please have a look at the table further below to see the maximum pretrigger length that is possible.



Recording modes

Standard Mode

With every detected trigger event one data block is filled with data. The length of one triggered segment is set by the value of the segment size register SPC_SEGMENTSIZE. The total amount of samples to be recorded is defined by the memsize register.

Memsize must be set to a a multiple of the segment size. The table below shows the register for enabling Block Average. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter earlier in this manual.

Table 212: Spectrum API: card mode registers and register settings for standard lock average mode

Register		Value	Direction	Description
SPC_CAR	DMODE	9500	read/write	Defines the used operating mode
	SPC_REC_STD_AVERAGE	20000h	Enables Block	Averaging for standard acquisition with 32 bit wide result data.
	SPC_REC_STD_AVERAGE_16BIT	80000h	Enables Block	Averaging for standard acquisition with 16 bit wide result data (8 bit cards only).

The total number of samples to be recorded to the on-board memory in Standard Mode is defined by the SPC_MEMSIZE register.

Register	Value	Direction	Description
SPC_MEMSIZE	10000	read/write	Defines the total number of samples to be recorded per channel.

FIFO Mode

The Block Averaging in FIFO Mode is similar to the Block Averaging in Standard Mode. In contrast to the standard mode it is not necessary to program the number of samples to be recorded. The acquisition is running until the user stops it. The data is read block by block by the driver as described under FIFO single mode example earlier in this manual. These blocks are online available for further data processing by the user program. This mode significantly reduces the amount of data to be transferred on the PCI bus as gaps of no interest do not have to be transferred. This enables you to use faster sample rates than you would be able to in FIFO mode without Block Averaging.

The advantage of Block Averaging in FIFO mode is that you can stream data online to the host system. You can make real-time data processing or store a huge amount of data to the hard disk. The table below shows the dedicated register for enabling Block Averaging. For detailed information how to setup and start the board in FIFO mode please refer to the according chapter earlier in this manual. The number of seg-

Table 213: Spectrum API: card mode registers and register settings for FIFO block average mode

Registe	r	Value	Direction	Description
SPC_CA	RDMODE	9500	read/write	Defines the used operating mode
	SPC_REC_FIFO_AVERAGE	200000h	Enables Block	Averaging for FIFO acquisition with 32 bit wide result data.
	SPC_REC_FIFO_AVERAGE_16BIT	400000h	Enables Block	Averaging for FIFO acquisition with 16 bit wide result data. (8 bit ADC cards only)

ments to be recorded must be set separately with the register shown in the following table:

Table 214: Spectrum API: block average mode loop register and register settings

Register	r	Value	Direction	Description
SPC_LOC	OPS	10020	read/write	Defines the number of segments to be recorded
	0		Recording will	be infinite until the user stops it.
	1 [4G - 1]		Defines the toto	al averaged segments to be recorded.

Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind, that each averaged sample needs either 2 bytes (16bit) or 4 bytes (32bit) of memory to be stored. The required size in memory depends on the selected average mode. The 16bit modes are available only for cards that have RAW 8bit ADC samples. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops.

For cards with 12bit, 14bit and 16bit ADC resolution (firmware V14 and above):

Activated Channels	Used Mode		Memory size SPC_MEMSIZ		Р	re trigge	er		Post trigger			gment si SEGMEN		s	Loops PC_LOOI	PS		oer ofAve AVERA	0
		Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step
1 Ch	Standard Average FIFO Average	32	1G not used	16	16	8k	16	16	128k-16	16	32	128k	16	0 (∞)	not used 4G - 1	1	2	64k	1
2 Ch	Standard Average FIFO Average	32	512M not used	16	16	8k	16	16	64k-16	16	32	64k	16	0 (∞)	not used 4G - 1	1	2	64k	1
4 Ch	Standard Average FIFO Average	32	256M not used	16	16	8k	16	16	32k-16	16	32	32k	16	0 (∞)	not used 4G - 1	1	2	64k	1

For cards with 8bit ADC resolution, 32 bit data mode (firmware V14 and above):

Activated Channels	Used Mode		Memory size PC MEMSIZ		P	re trigge	er		Post trigge POSTTRIC			gment s		s	Loops PC LOOF	PS .		er of Ave AVERA	0
		Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step
1 Ch	Standard Average FIFO Average	64	1G not used	32	32	8k	32	32	64k-32	32	64	64k	32	0 (∞)	not used 4G - 1	1	4	16M	1
2 Ch	Standard Average FIFO Average	64	512M not used	32	32	8k	32	32	32k-32	32	64	32k	32	0 (∞)	not used 4G - 1	1	4	16M	1
4 Ch	Standard Average FIFO Average	64	256M not used	32	32	8k	32	32	16k-32	32	64	16k	32	O (∞)	not used 4G - 1	1	4	16M	1

For cards with 8bit ADC resolution, 16 bit data mode (firmware V14 and above):

Activated Channels	Used Mode		Memory size PC_MEMSIZ		Р	re trigge	er		Post trigger			gment si SEGMEN		s	Loops PC_LOOF			er of Av _AVERA	0
		Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step
1 Ch	Standard Average FIFO Average	64	2G not used	32	32	8k	32	32	128k-32	32	128	128k	64	0 (∞)	not used 4G - 1	1	4	256	1
2 Ch	Standard Average FIFO Average	64	1G not used	32	32	8k	32	32	64k-32	32	128	64k	64	0 (∞)	not used 4G - 1	1	4	256	1
4 Ch	Standard Average FIFO Average	64	512M not used	32	32	8k	32	32	32k-32	32	128	32k	64	(∞) 0	not used 4G - 1	1	4	256	1

All figures listed here are given in samples. An entry of [8k - 16] means [8 kSamples - 16] = 8176 samples.

Trigger Modes

When using Block Averaging all of the card's trigger modes can be used except the software trigger. For detailed information on the available trigger modes, please take a look at the relating chapter earlier in this manual.

Output Data Format

When using Block Averaging mode the resulting samples will be, depending on the selected average mode, either 16bit signed integer values (8bit ADC cards using AVERAGE_16BIT mode only) or 32bit signed integer values per channel, that each consist of the sum of a particular sample over all averaged segments. The following table illustrates this with the first four of 'S+1' samples of one channel (A0, A1, A2, A3, ..., A_S) that are N times averaged (summed):

Table 215: Spectrum API: block average mode output sample format

	Samples of one segn	nent with segment size	e S over time		
Triggered Segment No. 1	A0(1)	A1(1)	A2(1)	A3(1)	 A _S (1)
Triggered Segment No. 2	A0(2)	A1(2)	A2(2)	A3(2)	 A _S (2)
Triggered Segment No. N	A0(N)	A1(N)	A2(N)	A3(N)	 A _S (N)
Resulting averaged Samples	Ν	Ν	Ν	Ν	 Ν
	$\sum A0(i)$	$\sum A1(i)$	$\sum A2(i)$	$\sum A3(i)$	$\sum AS(i)$
	<i>i</i> = 1	<i>i</i> = 1	i = 1	<i>i</i> = 1	<i>i</i> = 1

So the resulting "resolution" of the samples increases with the number of averages. For example averaging 16 bit RAW samples two times results in a final resolution of 17 bit, averaging it four times results in a sample with 18 bit "resolution".

By not dividing down the samples by the number of averages in the firmware and providing the user application with the 32 bit/16 bit wide sums, one can take full advantage of the enhanced resolution by using proper data formats in the application software.

Data organization

Data is organized in a multiplexed way in the transfer buffer the same way as the RAW samples would be. If using 2 channels data of first activated channel comes first, then data of second channel:

Table 216: Spectrum API: block average mode data organization

Activated Channels	Ch0	Ch1	Ch2	Ch3	Mode	depend	lent 16	oit or 32	2bit wid	e avera	ged san	nples or	dering i	in buffer	memor	y startir	ig with a	data off:	set zero		
1 channel	Х				A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16
1 channel		Х			BO	B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13	B14	B15	B16
1 channel			Х		C0	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1 channel				Х	DO	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	D16
2 channels	Х	Х			A0	BO	A1	B1	A2	B2	A3	B3	A4	B4	A5	B5	A6	B6	A7	B7	A8
2 channels	х		Х		A0	C0	A1	C1	A2	C2	A3	C3	A4	C4	A5	C5	A6	C6	A7	C7	A8
2 channels	х			Х	A0	DO	A1	D1	A2	D2	A3	D3	A4	D4	A5	D5	A6	D6	A7	D7	A8
2 channels		Х	Х		BO	C0	B1	C1	B2	C2	B3	C3	B4	C4	B5	C5	B6	C6	B7	C7	B8
2 channels		Х		Х	BO	DO	B1	D1	B2	D2	B3	D3	B4	D4	B5	D5	B6	D6	B7	D7	B8
2 channels			Х	Х	C0	DO	C1	D1	C2	D2	C3	D3	C4	D4	C5	D5	C6	D6	C7	D7	C8
4 channels	Х	Х	Х	Х	A0	BO	C0	DO	A1	B1	C1	D1	A2	B2	C2	D2	A3	B3	C3	D3	A4

The samples are re-named for better readability. A0 is sample 0 of channel 0, B4 is sample 4 of channel 1, and so on. The averaged samples now just have a wider format of 32 bit/16 bit independent of the original RAW sample resolution.

Programming examples

The following example shows how to set up the card for Block Average in standard mode with 32 bit wide output data.

```
// define some parameters via variables
uint32 dwNoOfChannels =
                                                      // Two active channels
                                   2;
                                                      // four averaged segments will be acquired
uint64 qwNumberOfSegments = 4;
                                                      // Set the segment size to 1024 samples
// Set the posttrigger to 768 samples and therefore
                                   1024;
uint64 gwSegmentSize =
uint64 qwPosttrigger =
                                   768;
                                                      // the pretrigger will be 256 samples
uint64 qwSetMemsize = qwSegmentSize * qwNumberOfSegments; // calculate memsize
// for averaging the number of bytes per sample is fixed to 4 (32 bit samples)
// and memory for all channels is needed
uint64 qwMemInBytes = qwSetMemsize * sizeof(int32) * dwNoOfChannels;
void* pvBuffer = pvAllocMemPageAligned (qwMemInBytes);
// set up DMA transfer with the card
spcm_dwDefTransfer_i64 (stCard.hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 0, pvBuffer, 0, qwMemInBytes);
// configure acquisition
spcm dwSetParam i32 (hDrv, SPC CARDMODE, SPC REC STD AVERAGE); // Enables Standard Averaging
spcm_dwSetParam_i32 (hDrv, SPC_AVERAGES, 100);
                                                                                  // 100 triggered acquisitions will be
                                                                                 // averaged for one output segment
spcm_dwSetParam_i64 (hDrv, SPC_SEGMENTSIZE, qwSegmentSize);
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, qwPosttrigger);
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, qwSetMemsize);
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_MODE, SPC_TM_POS); // Set triggermode to ext. TTL mode (rising edge)
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXT0); // and enable it within the trigger OR-mask
```

The following example shows how to set up the card for Block Average in FIFO mode.

```
// define some parameters via variables
uint64 qwNumberOfSegments = 256;
                                                  // 256 averaged segments will be acquired
                                                // Set the segment size to 2048 samples
// Set the posttrigger to 1920 samples and therefore
uint64 qwSegmentSize =
                                2048;
                                1920;
uint64 qwPosttrigger =
                                                 // the pretrigger will be 128 samples
// FIFO buffer setup not shown here for simplicity. See FIFO buffer setup in according chapter for details.
// configure acquisition
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REC_FIFO_AVERAGE); // Enables FIFO Averaging
spcm_dwSetParam_i32 (hDrv, SPC_AVERAGES, 100);
                                                                          // 100 triggered acquisitions will be
                                                                          // averaged for one output segment
spcm dwSetParam i64 (hDrv, SPC SEGMENTSIZE, gwSegmentSize);
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, qwPosttrigger);
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE,
                                                  qwSetMemsize);
spcm dwSetParam i64 (hDrv, SPC LOOPS
                                                   qwNumberOfSegments);
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_MODE, SPC_TM_POS); // Set triggermode to ext. TTL mode (rising edge)
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXT0); // and enable it within the trigger OR-mask
```

Mode Block Statistics (Firmware Option)

Overview

General Information

The Block Statistics and Peak Detection Module implements a widely used data analysis and reduction technology in hardware. Each block is scanned for its minimum and maximum peak and a summary date set that includes the minimum, maximum, average, timestamps and position information is stored in memory.

The complete Block Statistics and Peak Detection process is done inside the FPGA of the digitizer producing no CPU load at all. This data reduction process decreases the amount of data that needs to be transferred to the host PC further reducing CPU demand and speeding up measurement times.

The signal processing firmware also includes the standard digitizer firmware so that normal digitizer operation can be performed with no limitations.




Image 86: block statistics FPGA option block diagram

Waveform Block Statistics




Image 87: Overview of waveform block statistics information results

The data will be processed per segment by the Block Statistic firmware and reduced to the shown information set. The timestamp data shown here is the lower 64bit of the "normal" timestamp mentioned in its own chapter in this manual. For convenience this timestamp is included in the information set, so that it is not necessary to set up the EXTRA_DMA channels for separate timestamp transfer as mentioned in the timestamp chapter.

The timestamp value will stamp the trigger position, after the pre-trigger is recorded. The complete segment consisting of pre trigger and post trigger is analyzed by the Block Statistics module afterwards. The positions of the minimum and maximum value shown in the drawing above are counted in samples from the begin of the complete segment - ergo from the begin of the pre trigger.

To combine the timestamp value and the position, the pre trigger value needs to be considered accordingly:

[MinPos(X) in Segment(X)] = [Timestamp(X)] - [Pretrigger] + [Position Minimum(X)]

[MinPos(X+1) in Segment(X+1)] = [Timestamp(X+1)] - [Pretrigger] + [Position Minimum(X+1)]

This enables to properly correlate the positions in time and therefore also calculate the time difference between positions:

[Delta Minimum Position] = MinPos(x+1) - MinPos(X)

Simplified Block Diagram

The following block diagram shows the general structure and data flows of the M4i/M4x/M5i based digitizer hardware. When running in the standard digitizer configuration the signal processing block simply consists of a bypass, handing the input data to the memory controller without further calculations.




Image 88: simplified block diagram of FPGA structure with signal processing firmware block

Setting up the Acquisition

The Block Statistic mode allows the acquisition of data blocks with multiple trigger events without restarting the hardware.

With each trigger event one segment will be acquired (as shown) and this "Segment" is then processed by the statistics firmware.

These segments are of pre-defined length very similar to Multiple Recording.

As this mode is totally controlled in hardware there is a very small rearm time from end of one segment until the trigger detection is enabled again. You'll find that re-arm time in the technical data section of this manual.

The following table shows the register for defining the structure of the segments to be recorded with each trigger event.




Image 89: timing diagram of block statistics acquisition

Table 217: Spectrum API: software registers and register settings for programming the block statistics mode

Register	Value	Direction	Description
SPC_POSTTRIGGER	10100	read/write	Defines the number of samples to be recorded per channel after the trigger event.
SPC_SEGMENTSIZE	10010	read/write	Size of one segment. The total number of samples to be recorded per channel after detection of one trigger event includes the time recorded before the trigger (pre trigger = segmentsize - posttrigger).

Each segment consist of pretrigger and posttrigger samples. The user always has to set the total segment size and the posttrigger, while the pretrigger is calculated within the driver with the formula: [pretrigger] = [segment size] - [posttrigger].

When using Block Statistics the maximum pretrigger is limited depending on the number of active channels. When the calculated value exceeds that limit, the driver will return the error ERR_PRETRIGGERLEN. Please have a look at the table further below to see the maximum pretrigger length that is possible.



Recording modes

Standard Mode

With every detected trigger event one data block is filled with data. The length of one triggered segment is set by the value of the segment size register SPC_SEGMENTSIZE. The total amount of samples to be recorded is defined by the memsize register.

Memsize must be set to a a multiple of the segment size. The table below shows the register for enabling Block Statistic. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter earlier in this manual.

Table 218: Spectrum API: card mode registers and register settings for standard block statistics mode

F	Register		Value	Direction	Description
S	SPC_CARDMODE		9500	read/write	Defines the used operating mode
		SPC_REC_STD_SEGSTATS	65536	Enables Segme	ent Statistic for standard acquisition.

The total number of samples to be recorded to the on-board memory in Standard Mode is defined by the SPC_MEMSIZE register.

Register	Value	Direction	Description
SPC_MEMSIZE	10000	read/write	Defines the total number of samples to be recorded per channel.

FIFO Mode

The Block Statistic in FIFO Mode is similar to the Block Statistic in Standard Mode. In contrast to the standard mode it is not necessary to program the number of samples to be recorded. The acquisition is running until the user stops it. The data is read block by block by the driver as described under FIFO single mode example earlier in this manual. These blocks are online available for further data processing by the user program. This mode significantly reduces the amount of data to be transferred on the PCI bus as gaps of no interest do not have to be transferred. This enables you to use faster sample rates than you would be able to in FIFO mode without Block Statistic.

The advantage of Segment Statistic in FIFO mode is that you can stream data online to the host system. You can make real-time data processing or store a huge amount of data to the hard disk. The table below shows the dedicated register for enabling Segment Statistic. For detailed information how to setup and start the board in FIFO mode please refer to the according chapter earlier in this manual.

Table 219: Spectrum API: card mode registers and register settings for FIFO block statistics mode

Register Value Direction Description				Description		
SPC_CARDMODE 9500 read/write Defines the used operating mode				Defines the used operating mode		
	SPC_REC_FIFO_SEGSTATS	1048576	Enables Block Statistic for FIFO acquisition.			

The number of segments to be recorded must be set separately with the register shown in the following table:

Table 220: Spectrum API: block statistics mode loop register and register settings

Register Value		Direction	Description	
SPC_LOC	DPS	10020	read/write	Defines the number of segments to be recorded
	0		Recording will	be infinite until the user stops it.
1 [4G - 1] Defines the			Defines the toto	al segments to be recorded.

Limits of pre trigger, post trigger, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. For each segment and for each channel 32 bytes (256bit) of memory is needed to store the processed data. Minimum memory size as well as minimum and maximum post trigger limits are independent of the activated channels or the installed memory.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning pre trigger, post trigger, memory size, segment size and loops. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory.

Activated Channels	Used Mode	Memory size SPC MEMSIZE			Pre trigger			Post trigger SPC_POSTTRIGGER			Segment size SPC_SEGMENTSIZE			Loops SPC_LOOPS		
		Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step
1 Ch	Standard Statistics	32	2G	16	16	8k	16	16	32k-16	16	32	2G	16		not used	
	FIFO Statistics		not used	•	16	8k	16				32	2G	16	(∞) 0	4G - 1	1
2 Ch	Standard Statistics	32	1G	16	16	8k	16	16	16k-16	16	32	1G	16		not used	
	FIFO Statistics		not used	•	16	8k	16				32	1G	16	(∞) O	4G - 1	1
4 Ch	Standard Statistics	32	512M	16	16	8k	16	16	8k-16	16	32	512M	16		not used	
	FIFO Statistics		not used	-	16	8k	16				32	512M	16	(∞) O	4G - 1	1

For cards with 12bit, 14bit and 16bit ADC resolution:

For cards with 8bit ADC resolution:

Activated Channel			Memory size SPC_MEMSIZE			Pre trigger			Post trigger SPC_POSTTRIGGER			egment siz SEGMEN		Loops SPC_LOOPS		
		Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step	Min	Max	Step
1 Ch	Standard Statistics	32	4G	32	32	8k	32	32	64k-32	32	64	4G	32		not used	
	FIFO Statistics		not used	-	32	8k	32				64	4G	32	(∞) 0	4G - 1	1
2 Ch	Standard Statistics	32	2G	32	32	8k	32	32	32k-32	32	64	2G	32		not used	
	FIFO Statistics		not used		32	8k	32				64	2G	32	(∞) 0	4G - 1	1
4 Ch	Standard Statistics	32	1G	32	32	8k	32	32	16k-32	32	64	1G	32		not used	
	FIFO Statistics		not used	-	32	8k	32				64	1G	32	0 (∞)	4G - 1	1

All figures listed here are given in samples. An entry of [8k - 16] means [8 kSamples - 16] = 8,176 samples.

Trigger Modes

When using Segment Statistic all of the card's trigger modes can be used including software trigger, for "automatic continuous" acquisition. For detailed information on the available trigger modes, please take a look at the relating chapter earlier in this manual.

Information Set Format

To simplify the access to the processed data in the information set the following structured type has been defined:

// define data	structure for segment statistic mod	de
typedef struct	beractare for begment beactbere mo	
{		
int64 llAvrg:	64; // 8 bytes	
int16 nMin:	16; // 2 bytes	
int16 nMax:	16; // 2 bytes	
uint32 dwMinPos	32; // 4 bytes	
uint32 dwMaxPos	32; // 4 bytes	
uint32 Unused:	32; // 4 bytes	
uint64 qw Times	stamp: 64; // 8 bytes	
} SPCM_SEGSTAT_	STRUCT_CHx; // 32 bytes in to	tal for one information set of one channel CHx
} SPCM_SEGSTAT_	STRUCT_CHx; // 32 bytes in to	tal for one information set of one channel CHx

When using the timestamp in any further processing, please make sure to also enable timestamp creation by setting a mode in the SPC_TIMESTAMP_CMD other than SPC_TSMODE_DISABLE. Please see timestamp chapter for further details.

Data organization

Data is organized in a multiplexed way in the transfer buffer similar to as the RAW samples would be in a non Statistic Mode such as Multiple Recording. If using 2 channels data of first activated channel comes first, then data of second channel:

Table 221: Spectrum API: block statistics mode data organization

Activated Channels	Ch0	Ch1	Ch2	Ch3	32byt	es inforr	nation s	et orde	ring in k	ouffer m	emory s	tarting	with dat	a offset	zero						
1 channel	Х				A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16
1 channel		Х			BO	B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13	B14	B15	B16
1 channel			Х		C0	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1 channel				Х	DO	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	D16
2 channels	Х	Х			A0	BO	A1	B1	A2	B2	A3	B3	A4	B4	A5	B5	A6	B6	A7	B7	A8
2 channels	Х		Х		A0	C0	A1	C1	A2	C2	A3	C3	A4	C4	A5	C5	A6	C6	A7	C7	A8
2 channels	Х			х	A0	DO	A1	D1	A2	D2	A3	D3	A4	D4	A5	D5	A6	D6	A7	D7	A8
2 channels		Х	Х		BO	C0	B1	C1	B2	C2	B3	C3	B4	C4	B5	C5	B6	C6	B7	C7	B8
2 channels		Х		Х	BO	DO	B1	D1	B2	D2	B3	D3	B4	D4	B5	D5	B6	D6	B7	D7	B8
2 channels			Х	Х	C0	DO	C1	D1	C2	D2	C3	D3	C4	D4	C5	D5	C6	D6	C7	D7	C8
4 channels	Х	Х	Х	Х	A0	BO	C0	D0	A1	B1	C1	D1	A2	B2	C2	D2	A3	B3	C3	D3	A4

The samples are re-named for better readability. A0 is the information set of the first segment of channel 0, B4 is the information set fifth segment of channel 1, and so on. The information sets now just have a wider format of 32bytes per segment per channel, independent of the original RAW sample resolution.

Programming examples

The following example shows how to set up the card for Block Statistic in standard mode.

```
// define structure for more easy data access to all channels
typedef struct
     SPCM SEGSTAT STRUCT CHx pst Channel[2];
     } SPCM_SEGSTAT_STRUCT_2CH;
// define some parameters via variables
uint32 dwNoOfChannels =
                                                        // Two active channels
                                    2;
                                                    // Two active channels
// four segments will be acquired
// Set the segment size to 1024 samples
// Set the posttrigger to 768 samples and therefore
// the pretrigger will be 256 samples
uint64 qwNumberOfSegments = 4;
uint64 qwSegmentSize = 1024;
uint64 qwPosttrigger = 768;
uint64 qwSetMemsize = qwSegmentSize * qwNumberOfSegments; // calculate memsize
// for each information set the number of bytes is fixed to 32bytes
// and memory for all channels and all segments is needed
uint64 qwMemInBytes = qwNumberOfSegments * dwNoOfChannels * sizeof (SPCM_SEGSTAT_STRUCT_CHx);
void* pvBuffer = (void*) pvAllocMemPageAligned (qwMemInBytes);
// configure acquisition
spcm dwSetParam i32 (hDrv, SPC CARDMODE, SPC REC STD SEGSTATS); // Enables Block/Segment Statistic
spcm_dwSetParam_i64 (hDrv, SPC_SEGMENTSIZE, qwSegmentSize);
spcm_dwSetParam_i64 (hDrv, SPC_POSTTRIGGER, qwPosttrigger);
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, qwSetMemsize);
// explicitly set timestamp mode to any other value than SPC_TSMODE_DISABLE
spcm_dwSetParam_i32 (hDrv, SPC_TIMESTAMP_CMD, SPC_TSMODE_STARTRESET);
// set up DMA transfer with the card
spcm_dwDefTransfer_i64 (stCard.hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 0, pvBuffer, 0, qwMemInBytes);
// ... Card start and transfer start not shown here for simplicity
// casting the buffer for easy data access
SPCM SEGSTAT STRUCT 2CH* ppstData = (SPCM SEGSTAT STRUCT 2CH*) pvBuffer;
// read out data of every segment (Min, Max, and Average only to keep things simple)
for (uint64 qwSegment = 0; qwSegment < qwNumberOfSegments; qwSegment++)
    for (uint32 dwChannel = 0, (uint64) dwChannel < dwNoOfChannels; dwChannel++)
        printf("\nSegment %.2d: Min: %7.4d Max:%7.4d, TS:%16llx, Avrg; %f",</pre>
               qwSegment,
               ppstData[qwSegment].pst_Channel[dwChannel].nMin,
               ppstData[qwSegment].pst_Channel[dwChannel].nMax,
ppstData[qwSegment].pst_Channel[dwChannel].qw_Timestamp,
                ((double) (ppstData[dwSegment].pst_Channel[dwChannel].llAvrg) / (double) qwSegmentSize));
```

Generator Section

The chapters in this section deal with all the settings related to the generator portion of the hybridNETBOX device. All settings related to the digitizer portion are listed separately in the "Digitizer section" chapters within this manual.

Settings that are shared identical between the digitizer and generator portion are listed in the "Common Section" part in this manual.


Programming the Board

Overview

The following chapters show you in detail how to program the different aspects of the board. For every topic there's a small example. For the examples we focused on Visual C++. However as shown in the last chapter the differences in programming the board under different programming languages are marginal. This manual describes the programming of the whole hardware family. Some of the topics are similar for all board versions. But some differ a little bit from type to type. Please check the given tables for these topics and examine carefully which settings are valid for your special kind of board.

Register tables

The programming of the boards is totally software register based. All software registers are described in the following form:



If no constants are given below the register table, the dedicated register is used as a switch. All such registers are activated if written with a "1" and deactivated if written with a "0".

Programming examples

In this manual a lot of programming examples are used to give you an impression on how the actual mentioned registers can be set within your own program. All of the examples are located in a separated colored box to indicate the example and to make it easier to differ it from the describing text.

All of the examples mentioned throughout the manual are written in C/C++ and can be used with any C/C++ compiler for Windows or Linux.

Complete C/C++ Example

<pre>#include ``/c header/dlltyp.h"</pre>	
<pre>#include ``/c header/regs.h"</pre>	
<pre>#include ``/c_header/spcm_drv.h"</pre>	
#include <stdio.h></stdio.h>	
int main()	
drv handle hDrv;	<pre>// the handle of the device</pre>
int32 lCardType;	<pre>// a place to store card information</pre>
hDrv = spcm_hOpen ("/dev/spcm0");	<pre>// Opens the board and gets a handle</pre>
if (!hDrv)	<pre>// check whether we can access the card</pre>
return -1;	
anom duCatBaran i22 (bBru CBC DCTUVD (lCardTurna).	(/ simple command read out of card type
<pre>spcm_dwGetParam_i32 (hDrv, SPC_PCITYP, &lCardType); printf ("Found card M2i/M3i/M4i/M4x/M2p/M5i.%04x in the sy</pre>	
spcm vClose (hDrv);	seem (in y real arrype a rrr_vinorownion) /
return 0;	
}	

Initialization

Before using the card it is necessary to open the kernel device to access the hardware. It is only possible to use every device exclusively using the handle that is obtained when opening the device. Opening the same device twice will only generate an error code. After ending the driver use the device has to be closed again to allow later re-opening. Open and close of driver is done using the spcm_hOpen and spcm_v-Close function as described in the "Driver Functions" chapter before.

Open/Close Example

```
drv_handle hDrv; // the handle of the device
hDrv = spcm_hOpen ("/dev/spcm0"); // Opens the board and gets a handle
if (!hDrv) // Check whether we can access the card
{
printf "Open failed\n");
return -1;
}
... do any work with the driver
spcm_vClose (hDrv);
return 0;
```

Initialization of Remote Products

The only step that is different when accessing remotely controlled cards or digitizerNETBOXes is the initialization of the driver. Instead of the local handle one has to open the VISA string that is returned by the discovery function. Alternatively it is also possible to access the card directly without discovery function if the IP address of the device is known.

```
drv_handle hDrv; // the handle of the device
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INSTR"); // Opens the remote board and gets a handle
if (!hDrv) // CPIP::192.168.169.14::INSTR"); // Opens the remote board and gets a handle
{
printf "Open of remote card failed\n");
return -1;
}
...
```

Multiple cards are opened by indexing the remote card number:

```
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INSTR"); // Opens the remote board #0
// or alternatively
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INSTC::INSTR"); // Opens the remote board #0
// all other boards require an index:
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INST1::INSTR"); // Opens the remote board #1
hDrv = spcm_hOpen ("TCPIP::192.168.169.14::INST2::INSTR"); // Opens the remote board #2
```

Error handling

If one action caused an error in the driver this error and the register and value where it occurs will be saved.


The driver is then locked until the error is read out using the error function spcm_dwGetErrorInfo_i32. Any calls to other functions will just return the error code ERR_LASTERR showing that there is an error to be read out.



This error locking functionality will prevent the generation of unseen false commands and settings that may lead to totally unexpected behavior. For sure there are only errors locked that result on false commands or settings. Any error code that is generated to report a condition to the user won't lock the driver. As example the error code ERR_TIMEOUT showing that the a timeout in a wait function has occurred won't lock the driver and the user can simply react to this error code without reading the complete error function.

As a benefit from this error locking it is not necessary to check the error return of each function call but just checking the error function once at the end of all calls to see where an error occurred. The enhanced error function returns a complete error description that will lead to the call that produces the error.

Example for error checking at end using the error text from the driver:




This short program then would generate a printout as:

Error ocurred at register SPC_MEMSIZE with value -345: value not allowed

All error codes are described in detail in the appendix. Please refer to this error description and the description of the software register to examine the cause for the error message.

Any of the parameters of the spcm_dwGetErrorInfo_i32 function can be used to obtain detailed information on the error. If one is not interested in parts of this information it is possible to just pass a NULL (zero) to this variable like shown in the example. If one is not interested in the error text but wants to install its own error handler it may be interesting to just read out the error generating register and value.

Example for error checking with own (simple) error handler:



Gathering information from the card

When opening the card the driver library internally reads out a lot of information from the on-board eeprom. The driver also offers additional information on hardware details. All of this information can be read out and used for programming and documentation. This chapter will show all general information that is offered by the driver. There is also some more information on certain parts of the card, like clock machine or trigger machine, that is described in detail in the documentation of that part of the card.

All information can be read out using one of the spcm_dwGetParam functions. Please stick to the "Driver Functions" chapter for more details on this function.

Card type

The card type information returns the specific card type that is found under this device. When using multiple cards in one system it is highly recommended to read out this register first to examine the ordering of cards. Please don't rely on the card ordering as this is based on the BIOS, the bus connections and the operating system.

Table 223: Spectrum API: Card Type Register

Register	Value	Direction	Description
SPC_PCITYP	2000	read	Type of board as listed in the table below.

The SPC_PCITYP register can be used to read the numeric card type as well as a full name of the card using the spcm_dwGetParam_ptr function:

<pre>// read out the numeric card type as shown in the list below spcm_dwGetParam_i32 (hDrv, SPC_PCITYP, &lCardType);</pre>	
<pre>// read out the official name of the card char acCardType[20] = {}; spcm_dwGetParam_ptr (hCard, SPC_PCITYP, acCardType, sizeof (acCardTyp</pre>	e));
// printout both information: printf ("Found: %s (decimal: %d)\n", acCardType, lCardType);	

One of the following values is returned, when reading this register. Each card has its own card type constant defined in regs.h. Please note that when reading the card information as a hex value, the lower word shows the digits of the card name while the upper word is a indication for the used bus type.

Table 224: Spectrum API: list of card type codes for M4i.66xx series

Card type	Card type as defined in regs.h	Value hexadecimal	Value decimal		Card type	Card type as defined in regs.h	Value hexadecimal	Value decimal
M4i.6620-x8	TYP_M4I6620_X8	76620h	484896		M4i.6630-x8	TYP_M4I6630_X8	76630h	484912
M4i.6621-x8	TYP_M4I6621_X8	76621h	484897	Ē	M4i.6631-x8	TYP_M4I6631_X8	76631h	484913
M4i.6622-x8	TYP_M4I6622_X8	76622h	484898	Ī				

Table 225: Spectrum API: list of card type codes for M4x.66xx series

Card type	Card type as defined in regs.h	Value hexadecimal	Value decimal	Card type	Card type as defined in regs.h	Value hexadecimal	Value decimal
M4x.6620-x4	TYP_M4X6620_X4	86620h	550432	M4x.6630-x4	TYP_M4X6630_X4	86630h	550448
M4x.6621-x4	TYP_M4X6621_X4	86621h	550433	M4x.6631-x4	TYP_M4X6631_X4	86631h	550449
M4x.6622-x4	TYP_M4X6622_X4	86622h	550434				

Hardware and PCB version

Since all of the boards from Spectrum are modular boards, they consist of one base board and one piggy-back front-end module and eventually of an extension module like the star-hub. Each of these three kinds of hardware has its own version register. Normally you do not need this information but if you have a support question, please provide the revision together with it.

Table 226: Spectrum API: hardware and PCB version register overview

Register	Value	Direction	Description
SPC_PCIVERSION	2010	read	Base card version: the upper 16 bit show the hardware version, the lower 16 bit show the firmware version.
SPC_BASEPCBVERSION	2014	read	Base card PCB version: the lower 16 bit are divided into two 8 bit values containing pre/post deci- mal point version information. For example a lower 16 bit value of 0106h represents a PCB version V1.6. The upper 16 bit are always zero.
SPC_PCIMODULEVERSION	2012	read	Module version: the upper 16 bit show the hardware version, the lower 16 bit show the firmware version.
SPC_MODULEPCBVERSION	2015	read	Module PCB version: the lower 16 bit are divided into two 8 bit values containing pre/post decimal point version information. For example a lower 16 bit value of 0106h represents a PCB version V1.6. The upper 16 bit are always zero.

If your board has an additional piggy-back extension module mounted you can get the hardware version with the following register.

Table 227: Spectrum API: extension module hardware and PCB version register

Register	Value	Direction	Description
SPC_PCIEXTVERSION	2011	read	Extension module version: the upper 16 bit show the hardware version, the lower 16 bit show the firmware version.
SPC_EXTPCBVERSION	2017	read	Extension module PCB version: the lower 16 bit are divided into two 8 bit values containing pre/post decimal point version information. For example a lower 16 bit value of 0106h represents a PCB version V1.6. The upper 16 bit are always zero.

Reading currently used PXI slot No. (M4x only)

For the PXIe cards of the M4x.xxxx series it is possible to read out the current slot number, in which the card is installed within the chassis:

Table 228: Spectrum API: register for reading back the PXIe card slot number

Register	Value	Direction	Description
SPC_PXIHWSLOTNO	2055	read	Returns the currently used slot number of the chassis.

Firmware versions

All the cards from Spectrum typically contain multiple programmable devices such as FPGAs, CPLDs and the like. Each of these have their own dedicated firmware version. This version information is readable for each device through the various version registers. Normally you do not need this information but if you have a support question, please provide us with this information. Please note that number of devices and hence the readable firmware information is card series dependent:

Register Value		Direction	Description			Availa	ailable for				
				M2i	M3i	M4i	M4x	M2p	M5i		
SPCM_FW_CTRL	210000	read	Main control FPGA version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the stand- ard release firmware, the type has always a value of 1.	Х	Х	Х	Х	Х	Х		
SPCM_FW_CTRL_GOLDEN	210001	read	Main control FPGA golden version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the golden (recovery) firmware, the type has always a value of 2.	-	-	х	Х	х	х		
SPCM_FW_CLOCK	210010	read	Clock distribution version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the stand- ard release firmware, the type has always a value of 1.	Х	-	-	-	-	-		
SPCM_FW_CONFIG	210020	read	Configuration controller version: the upper 16 bit show the firm- ware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.	Х	Х	-	-	-	-		
SPCM_FW_MODULEA	210030	read	Front-end module A version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1.		Х	Х	Х	Х	-		
SPCM_FW_MODULEB	210031	read	Front-end module B version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the stand- ard release firmware, the type has always a value of 1. The version is zero if no second front-end module is installed on the card.		-	-	-	Х	-		
SPCM_FW_MODEXTRA	210050	read	Extension module (Star-Hub) version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the standard release firmware, the type has always a value of 1. The version is zero if no extension module is installed on the card.		Х	х	-	Х	Х		
SPCM_FW_POWER	210060	read	Power controller version: the upper 16 bit show the firmware type, the lower 16 bit show the firmware version. For the stand- ard release firmware, the type has always a value of 1.	-	-	Х	Х	Х	Х		

Table 229: Spectrum API: Register overview of firmware versions

Cards that do provide a golden recovery image for the main control FPGA, the currently booted firmware can additionally read out:

Table 230: Spectrum API: Register overview of reading current firmware

Register	Value	Direction	Description						
				M2i	M3i	M4i	M4x	M2p	M5i
SPCM_FW_CTRL_ACTIVE	210002	read	Cards that do provide a golden (recovery) firmware additionally have a register to read out the version information of the cur- rently loaded firmware version string, to determine if it is stand- ard or golden.	-	-	Х	Х	Х	Х
			The hexadecimal 32bit format is: TVVVUUUUh T: the currently booted type (1: standard, 2: golden) V: the version U: unused, in production versions always zero						

Production date

This register informs you about the production date, which is returned as one 32 bit long word. The lower word is holding the information about the year, while the upper word informs about the week of the year.

Table 231: Spectrum API: production date register

Register	Value	Direction	Description
SPC_PCIDATE	2020	read	Production date: week in bits 31 to 16, year in bits 15 to 0

The following example shows how to read out a date and how to interpret the value:

```
spcm_dwGetParam_i32 (hDrv, SPC_PCIDATE, &lProdDate);
printf ("Production: week &d of year &d\n", (lProdDate >> 16) & 0xffff, lProdDate & 0xffff);
```

Last calibration date (analog cards only)

This register informs you about the date of the last factory calibration. When receiving a new card this date is similar to the delivery date when the production calibration is done. When returning the card to calibration this information is updated. This date is not updated when the user does an on-board calibration. The date is returned as one 32 bit long word. The lower word is holding the information about the year, while the upper word informs about the week of the year.

Table 232: Spectrum API: calibration date register

Register	Value	Direction	Description
SPC_CALIBDATE	2025	read	Last calibration date: week in bit 31 to 16, year in bit 15 to 0

Serial number

This register holds the information about the serial number of the board. This number is unique and should always be sent together with a support question. Normally you use this information together with the register SPC_PCITYP to verify that multiple measurements are done with the exact same board.

Table 233: Spectrum API: hardware serial number register

Register	Value	Direction	Description
SPC_PCISERIALNO	2030	read	Serial number of the board

Maximum possible sampling rate

This register gives you the maximum possible sampling rate the board can run. The information provided here does not consider any restrictions in the maximum speed caused by special channel settings. For detailed information about the correlation between the maximum sampling rate and the number of activated channels please refer to the according chapter.

Table 234: Spectrum API: maximum sampling rate register

Register	Value	Direction	Description
SPC_PCISAMPLERATE	2100	read	Maximum sampling rate in Hz as a 64 bit integer value

Installed memory

This register returns the size of the installed on-board memory in bytes as a 64 bit integer value. If you want to know the amount of samples you can store, you must regard the size of one sample of your card. All 7 bit and 8 bit A/D and D/A cards use only one byte per sample, while all other A/D and D/A cards with 12, 14 and 16 bit resolution use two bytes to store one sample. All digital cards need one byte to store 8 data bits.

Table 235: Spectrum API: installed memory registers. 32 bit read is limited to a maximum of 1 GByte

Register	Value	Direction	Description
SPC_PCIMEMSIZE	2110		Installed memory in bytes as a 32 bit integer value. Maximum return value will 1 GByte. If more mem- ory is installed this function will return the error code ERR_EXCEEDINT32.
SPC_PCIMEMSIZE	2110	read _i64	Installed memory in bytes as a 64 bit integer value

The following example is written for a "two bytes" per sample card (12, 14 or 16 bit board), on any 8 bit card memory in MSamples is similar to memory in MBytes.

```
spcm_dwGetParam_i64 (hDrv, SPC_PCIMEMSIZE, &llInstMemsize);
printf ("Memory on card: %d MBytes\n", (int32) (llInstMemsize /1024/1024));
printf (" : %d MSamples\n", (int32) (llInstMemsize /1024/1024/2));
```

Installed features and options

The SPC_PCIFEATURES register informs you about the features, that are installed on the board. If you want to know about one option being installed or not, you need to read out the 32 bit value and mask the interesting bit. In the table below you will find every feature that may be installed on a M2i/M3i/M4i/M4x/M2p/M5i card. Please refer to the ordering information to see which of these features are available for your card series.

Table 236: Spectrum API: Feature Register and available feature flags

Regist	er	Value	Direction	Description	
SPC_PC	CIFEATURES	2120	read	PCI feature register. Holds the installed features and options as a bitfield. The read value must be masked out with one of the masks below to get information about one certain feature.	
	SPCM_FEAT_MULTI	1h	Is set if the feature Multiple Recording / Multiple Replay is available.		
	SPCM_FEAT_GATE	2h	Is set if the feature Gated Sampling / Gated Replay is available.		
	SPCM_FEAT_DIGITAL	4h	Is set if the feature Digital Inputs / Digital Outputs is available.		

SPCM_FEAT_TIMESTAMP	8h	Is set if the feature Timestamp is available.
SPCM_FEAT_STARHUB6_EXTM	20h	Is set on the card, that carries the star-hub extension or piggy-back module for synchronizing up to 6 cards (M2p).
SPCM_FEAT_STARHUB8_EXTM	20h	Is set on the card, that carries the star-hub extension or piggy-back module for synchronizing up to 8 cards (M4i).
SPCM_FEAT_STARHUB4	20h	Is set on the card, that carries the star-hub piggy-back module for synchronizing up to 4 cards (M3i).
SPCM_FEAT_STARHUB5	20h	Is set on the card, that carries the star-hub piggy-back module for synchronizing up to 5 cards (M2i).
SPCM_FEAT_STARHUB16_EXTM	40h	Is set on the card, that carries the star-hub piggy-back module for synchronizing up to 16 cards (M2p).
SPCM_FEAT_STARHUB8	40h	Is set on the card, that carries the star-hub piggy-back module for synchronizing up to 8 cards (M3i and M5i).
SPCM_FEAT_STARHUB16	40h	Is set on the card, that carries the star-hub piggy-back module for synchronizing up to 16 cards (M2i).
SPCM_FEAT_ABA	80h	Is set if the feature ABA mode is available.
SPCM_FEAT_BASEXIO	100h	Is set if the extra BaseXIO option is installed. The lines can be used for asynchronous digital I/O, extra trigger or timestamp reference signal input.
SPCM_FEAT_AMPLIFIER_10V	200h	Arbitrary Waveform Generators only: card has additional set of calibration values for amplifier card.
SPCM_FEAT_STARHUBSYSMASTER	400h	Is set in the card that carries a System Star-Hub Master card to connect multiple systems (M2i).
SPCM_FEAT_DIFFMODE	800h	M2i.30xx series only: card has option -diff installed for combining two SE channels to one differential channel.
SPCM_FEAT_SEQUENCE	1000h	Only available for output cards or I/O cards: Replay sequence mode available.
SPCM_FEAT_AMPMODULE_10V	2000h	Is set on the card that has a special amplifier module for mounted (M2i.60xx/61xx only).
SPCM_FEAT_STARHUBSYSSLAVE	4000h	Is set in the card that carries a System Star-Hub Slave module to connect with System Star-Hub master systems (M2i).
SPCM_FEAT_NETBOX	8000h	The card is physically mounted within a digitizerNETBOX, generatorNETBOX or hybridNETBOX.
SPCM_FEAT_REMOTESERVER	10000h	Support for the Spectrum Remote Server option is installed on this card.
SPCM_FEAT_SCAPP	20000h	Support for the SCAPP option allowing CUDA RDMA access to supported graphics cards for GPU calculations (MSi, M4i and M2p)
SPCM_FEAT_DIG16_SMB	40000h	M2p: Set if option M2p.xxxx-DigSMB is installed, adding16 additional digital I/Os via SMB connectors.
SPCM_FEAT_DIG16_FX2	80000h	M2p: Set if option M2p.xxxx-DigFX2 is installed, adding16 additional digital I/Os via FX2 multipin connectors.
SPCM_FEAT_DIGITALBWFILTER	100000h	A digital (boxcar) bandwidth filter is available that can be globally enabled/disabled for all channels.
SPCM_FEAT_CUSTOMMOD_MASK	F0000000h	The upper 4 bit of the feature register is used to mark special custom modifications. This is only used if the card has been specially customized. Please refer to the extra documentation for the meaning of the custom modifications. (M2i/M3i). For M5i, M4i, M4x and M2p cards see "Custom modifications" chapter instead.

The following example demonstrates how to read out the information about one feature.

```
spcm_dwGetParam_i32 (hDrv, SPC_PCIFEATURES, &lFeatures);
if (lFeatures & SPCM_FEAT_DIGITAL)
    printf("Option digital inputs/outputs is installed on your card");
```

The following example demonstrates how to read out the custom modification code.

```
spcm_dwGetParam_i32 (hDrv, SPC_PCIFEATURES, &lFeatures);
lCustomMod = (lFeatures >> 28) & 0xF;
if (lCustomMod != 0)
    printf("Custom modification no. %d is installed.", lCustomMod);
```

Installed extended Options and Features

Some cards (such as M5i/M4i/M4x/M2p cards) can have advanced features and options installed. This can be read out with the following register:

Table 237: Spectrum API: Extended feature register and	d available extended feature flags
--	------------------------------------

Regis	Register Value		Direction	Description
SPC_P	SPC_PCIEXTFEATURES 2121		read	PCI extended feature register. Holds the installed extended features and options as a biffield. The read value must be masked out with one of the masks below to get information about one certain fea- ture.
	SPCM_FEAT_EXTFW_SEGSTAT	1h	Is set if the firmware option "Block Statistics" is installed on the board, which allows certain statistics to be on-b calculated for data being recorded in segmented memory modes, such as Multiple Recording or ABA.	
	SPCM_FEAT_EXTFW_SEGAVERAGE	2h	Is set if the firmware option "Block Average" is installed on the board, which allows on-board had data being recorded in segmented memory modes, such as Multiple Recording or ABA.	
	SPCM_FEAT_EXTFW_BOXCAR	4h	Is set if the firmware mode "Boxcar Average" is supported in the installed firmware version.	
	SPCM_FEAT_EXTFW_PULSEGEN	8h	Is set if the firmware mode "Pulse Generator" is installed on the board, which allows generation of pulses for ou on the card's multi-purpose I/O lines (XIO).	

Miscellaneous Card Information

Some more detailed card information, that might be useful for the application to know, can be read out with the following registers:

Table 238: Spectrum API: register overview of miscellaneous cards information

Register	Value	Direction	Description
SPC_MIINST_MODULES	1100	read	Number of the installed front-end modules on the card.
SPC_MIINST_CHPERMODULE	1110	read	Number of channels installed on one front-end module.
SPC_MIINST_BYTESPERSAMPLE	1120	read	Number of bytes used in memory by one sample.
SPC_MIINST_BITSPERSAMPLE	1125	read	Resolution of the samples in bits.
SPC_MIINST_MAXADCVALUE	1126	read	Decimal code of the full scale value.
SPC_MIINST_MINEXTCLOCK	1145	read	Minimum external clock that can be fed in for direct external clock (if available for card model).

Table 238: Spectrum API: register overview of miscellaneous cards information

Register	Value	Direction	Description
SPC_MIINST_MAXEXTCLOCK	1146	read	Maximum external clock that can be fed in for direct external clock (if available for card model).
SPC_MIINST_MINEXTREFCLOCK	1148	read	Minimum external clock that can be fed in as a reference clock.
SPC_MIINST_MAXEXTREFCLOCK	1149	read	Maximum external clock that can be fed in as a reference clock.
SPC_MIINST_ISDEMOCARD	1175	read	Returns a value other than zero, if the card is a demo card.

Function type of the card

This register register returns the basic type of the card:

Table 239: Spectrum API: register card function type and possible types

Register	Register Value		Direction	Description
SPC_FNCTYPE		2001	read Gives information about what type of card it is.	
SPCM_TYPE_AI		1h	Analog input card (analog acquisition; the M2i.4028 and M2i.4038 also return this value)	
SPCM_TYPE_AO		2h	Analog output card (arbitrary waveform generators)	
	SPCM_TYPE_DI 4h		Digital input card (logic analyzer card)	
	SPCM_TYPE_DO 8h		Digital output card (pattern generators)	
	SPCM_TYPE_DIO 10h		Digital I/O (in	out/output) card, where the direction is software selectable.

Used type of driver

This register holds the information about the driver that is actually used to access the board. Although the driver interface doesn't differ between Windows and Linux systems it may be of interest for a universal program to know on which platform it is working.

Table 240: Spectrum	API: reaister driver	type information and	l possible driver types

Register	r	Value	Direction	Description
SPC_GETDRVTYPE		1220	read Gives information about what type of driver is actually used	
	DRVTYP_LINUX32	1	Linux 32bit driver is used	
	DRVTYP_WDM32	RVTYP_WDM32 4 Windows WDM 32bit driver is used (XP/Vista/Windows 7/8/10/11).		N 32bit driver is used (XP/Vista/Windows 7/8/10/11).
	DRVTYP_WDM64	5 Windows WDM 64bit driver is used by 64bit application (XP64/Vista/Windows 7/8/10/11).		M 64bit driver is used by 64bit application (XP64/Vista/Windows 7/8/10/11).
	DRVTYP_WOW64	6	Windows WDM 64bit driver is used by 32bit application (XP64/Vista/Windows 7/8/10/11).	
	DRVTYP_LINUX64	7	Linux 64bit driver is used	

Driver version

This register holds information about the currently installed driver library. As the drivers are permanently improved and maintained and new features are added user programs that rely on a new feature are requested to check the driver version whether this feature is installed.

Table 241: Spectrum API: driver version read register

Register	Value	Direction	Description
SPC_GETDRVVERSION	1200	read	Gives information about the driver library version

The resulting 32 bit value for the driver version consists of the three version number parts shown in the table below:

Driver Major Version	Driver Minor Version	Driver Build
8 Bit wide: bit 24 to bit 31	8 Bit wide, bit 16 to bit 23	16 Bit wide, bit 0 to bit 15

Kernel Driver version

This register informs about the actually used kernel driver. Windows users can also get this information from the device manager. Please refer to the "Driver Installation" chapter. On Linux systems this information is also shown in the kernel message log at driver start time.

Table 242: Spectrum API: kernel driver version read register

Register	Value	Direction	Description
SPC_GETKERNELVERSION	1210	read	Gives information about the kernel driver version.

The resulting 32 bit value for the driver version consists of the three version number parts shown in the table below:

Driver Major Version	Driver Minor Version	Driver Build
8 Bit wide: bit 24 to bit 31	8 Bit wide, bit 16 to bit 23	16 Bit wide, bit 0 to bit 15

The following example demonstrates how to read out the kernel and library version and how to print them.

spcm_dwGetParam_i32 (hDrv, SPC_GETDRVVERSION, &lLibVersion); spcm_dwGetParam_i32 (hDrv, SPC_GETKERNELVERSION, &lKernelVersion); printf("Kernel V %d.%d build %d\n",lKernelVersion >> 24, (lKernelVersion >> 16) & 0xff, lKernelVersion & 0xffff); printf("Library V %d.%d build %d\n",lLibVersion >> 24, (lLibVersion >> 16) & 0xff, lLibVersion & 0xffff); This small program will generate an output like this:

Kernel V 1.11 build 817 Library V 1.1 build 854

Custom modifications

Since all of the boards from Spectrum are modular boards, they consist of one base board and one piggy-back front-end module and eventually of an extension module like the Star-Hub. Each of these three kinds of hardware has its own version register. Normally you do not need this information but if you have a support question, please provide the revision together with it.

Table 243: Spectrum API: custom modification register and different bitmasks to split the register in various hardware parts

Register	Value	Direction	Description	
SPCM_CUSTOMMOD	3130	read	Dedicated feature register used to mark special custom modifications of the base card and/or the front-end module and/or the Star-Hub module. This is only used if the card has been specially customized. Please refer to the extra documentation for the meaning of the custom modifications. This register is supported for all M5i, M4i, M4x, M2p cards and all digitizerNETBOX, generatorNETBOX or hybridNETBOX based upon these series of cards.	
SPCM_CUSTOMMOD_BASE_MASK	000000FFh	Mask for the custom modification of the base card.		
SPCM_CUSTOMMOD_MODULE_MASK	0000FF00h	Mask for the custom modification of the front-end module(s).		
SPCM_CUSTOMMOD_STARHUB_MASK	00FF0000h	Mask out custo	Mask out custom modification of the Star-Hub module.	

<u>Reset</u>

Every Spectrum card can be reset by software. Concerning the hardware, this reset is the same as the power-on reset when starting the host computer. In addition to the power-on reset, the reset command also brings all internal driver settings to a defined default state. A software reset is automatically performed, when the driver is first loaded after starting the host system.

Performing a board reset can be easily done by the related board command mentioned in the following table.

Table 244: Spectrum API: command register and reset command

Register	r	Value	Direction	Description
SPC_M20	CMD	100	w	Command register of the board.
	M2CMD_CARD_RESET		A software and hardware reset is done for the board. All settings are set to the default values. The data in the board's on-board memory will be no longer valid. Any output signals like trigger or clock output will be disabled.	

Analog Outputs

Channel Selection

One key setting that influences all other possible settings is the channel enable register. A unique feature of the Spectrum cards is the possibility to program the number of channels you want to use. All on-board memory can then be used by these activated channels.

This description shows you the channel enable register for the complete card family. However, your specific board may have less channels depending on the card type that you have purchased and therefore does not allow you to set the maximum number of channels shown here.

Table 245: Spectrum API: channel enable register and register settings

Register		Value	Direction Description		
SPC_CHE	SPC_CHENABLE		read/write	Sets the channel enable information for the next card run.	
	CHANNELO 1		Activates chan	Activates channel O	
	CHANNEL1	2	Activates chan	nel 1	
	CHANNEL2	4	Activates chan	nel 2	
	CHANNEL3	8	Activates channel 3		

The channel enable register is set as a bitmap. That means that one bit of the value corresponds to one channel to be activated. To activate more than one channel the values have to be combined by a bitwise OR.

Example showing how to activate 4 channels:

spcm dwSetParam i64 (hDrv, SPC CHENABLE, CHANNEL0 | CHANNEL1 | CHANNEL2 | CHANNEL3);

The following table shows all allowed settings for the channel enable register when your card has a maximum of 1 channel.

Channels to activate				
Ch0	Values to program	Value as hex	Value as decimal	
Х	CHANNELO	1h	1	

The following table shows all allowed settings for the channel enable register when your card has a maximum of 2 channels.

Channels to activate				
Ch0	Ch1	Values to program	Value as hex	Value as decimal
Х		CHANNELO	lh	1
	Х	CHANNEL1	2h	2
Х	Х	CHANNELO CHANNEL1	Зh	3

The following table shows all allowed settings for the channel enable register in case that you have a four channel card.

Channels to activate		le				
Ch0	Ch1	Ch2	Ch3	Values to program	Value as hex	Value as decimal
Х				CHANNELO	1h	1
	Х			CHANNEL1	2h	2
		Х		CHANNEL2	4h	4
			Х	CHANNEL3	8h	8
Х	Х			CHANNELO CHANNEL1	3h	3
х		Х		CHANNELO CHANNEL2	5h	5
Х			Х	CHANNELO CHANNEL3	9h	9
	Х	Х		CHANNEL1 CHANNEL2	6h	6
	Х		Х	CHANNEL1 CHANNEL3	Ah	10
		Х	Х	CHANNEL2 CHANNEL3	Ch	12
х	х	Х	Х	CHANNELO CHANNEL1 CHANNEL2 CHANNEL3	Fh	15

Any channel activation mask that is not shown here is not valid. If programming an other channel activation, the driver will return with an error code ERR_VALUE.

To help user programs it is also possible to read out the number of activated channels that correspond to the currently programmed bitmap.

Table 246: Spectrum API: channel count register

Register	Value	Direction	Description
SPC_CHCOUNT	11001	read	Reads back the number of currently activated channels.

Reading out the channel enable information can be done directly after setting it or later like this:

spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNEL0 | CHANNEL1); spcm_dwGetParam_i32 (hDrv, SPC_CHENABLE, &lActivatedChannels); spcm_dwGetParam_i32 (hDrv, SPC_CHCOUNT, &lChCount); printf ("Activated channels bitmask is: 0x%08x\n", lActivatedChannels); printf ("Number of activated channels with this bitmask: %d\n", lChCount);

Assuming that the two channels are available on your card the program will have the following output:

```
Activated channels bitmask is: 0x00000003
Number of activated channels with this bitmask: 2
```

Important note on channel selection

As some of the manuals passages are used in more than one hardware manual most of the registers and channel settings throughout this handbook are described for the maximum number of possible channels that are available on one card of the current series. There can be less channels on your actual type of board or bus-system. Please refer to the technical data section to get the actual number of available channels.



Setting up the outputs

Output Enable

The output of each channel can be completely disabled by software command at any time. Disabling the output will cut off the amplifier from the connector with the help of a Relay. Therefore the programmable stoplevel (see below) has no influence if disabling the output. Instead the output is galvanically interrupted and has no defined level any more. If a defined output level is needed the AWG output must be terminated externally.

Table 247: Spectrum API: output enable register and register settings

Register	Value	Direction	Description
SPC_ENABLEOUTO 30091 read/write Enables (write 1) or Disables (write 0) the output of channel 0		Enables (write 1) or Disables (write 0) the output of channel 0	
SPC_ENABLEOUT1	30191	read/write	Enables (write 1) or Disables (write 0) the output of channel 1
SPC_ENABLEOUT2	30291	read/write	Enables (write 1) or Disables (write 0) the output of channel 2
SPC_ENABLEOUT3	30391	read/write	Enables (write 1) or Disables (write 0) the output of channel 3

This arbitrary waveform generator board uses separate output amplifiers for each channel. This gives you the possibility to separately set up the channel outputs to best suit your application.

The output amplifiers can easily be set by the corresponding amplitude registers.

The table below shows the available registers to set up the output amplitude for your type of board.




Image 90: Scaling the output swing using the output amplitude registers

Table 248: Spectrum API: output amplitude registers and register settings depending on board type

Register	Value	Direction	Description	Amplitude range	Amplitude range
				M4i.6620 M4i.6621 M4i.6622	M4i.6630 M4i.6631
SPC_AMPO	30010	read/write	Defines the amplitude of channel0 into 50 Ohm load in mV.	80 up to 2500 (in mV)	80 up to 2000 (in mV)
SPC_AMP1	30110	read/write	Defines the amplitude of channel1 into 50 Ohm load in mV.	80 up to 2500 (in mV)	80 up to 2000 (in mV)
SPC_AMP2	30210	read/write	Defines the amplitude of channel2 into 50 Ohm load in mV.	80 up to 2500 (in mV)	80 up to 2000 (in mV)
SPC_AMP3	30310	read/write	Defines the amplitude of channel3 into 50 Ohm load in mV.	80 up to 2500 (in mV)	80 up to 2000 (in mV)

The output stage has a 50 Ohm series termination. If not terminating the output with 50 Ohm externally this will result into an output level of double the programmed level. A programmed amplitude of 2000 mV (4000 mV peak-to-peak voltage) will result into an amplitude of 4000 mV (80000 mV peak-to-peak voltage) into high-impedance load !



Output Amplitude Setting and Hysteresis

The output amplitude can be changed at any time either while the output is stopped or even while the output is running. The output amplitude is changed on-the-fly with immediate result in the output signal.

As the output amplifier consist of two different paths (low power and high power) with slightly different specifications, there is a break in the continuous output amplitude change when switching from one output amplifier path to the other, as this is done with the help of a relay. When switching from one path to the other the driver will automatically disable the output (zero volt level) for the "path switching time" to avoid a disturbed output signal. Please see the technical detail section for the specification of the two different output amplifier path settings.

To prevent the card from switching on and off when operating around the limit between the output amplifiers paths there's a build in hysteresis:

- If output amplifier is already in low power path the output path is switched at the upper border of the hysteresis (480 mV) allowing to use the area between 80 mV and 480 mV with continuous and gap-free change of output amplifier amplitude.
- If output amplifier is already in high power path the output path is switched at the lower border of the hysteresis (420 mV) allowing to use the area between 420 mV and 2500mV (M4i.662x) or 2000 mV (M4i.663x) with continuous and gap-free change of output amplifier amplitude.

Output Filters

Every output of your Spectrum D/A board is equipped with a bypass path and a fixed filter that can be used for signal smoothing.

The filter is located in the signal chain between the output amplification section and the DAC, as shown in the right figure. Depending on your type of board the filter are of different filter types and have different cut off frequencies, as shown below. You can choose between the different filters easily by setting the dedicated filter registers. The registers and the possible values are shown in the table below.




Image 91: output stage showing amplifier and filters

Table 249: Spectrum API: output filter registers and register settings

Register			
SPC_FILTERO	30080	read/write	Sets the signal filter of channelO.
SPC_FILTER 1	30180	read/write	Sets the signal filter of channel1.
SPC_FILTER2	30280	read/write	Sets the signal filter of channel2.
SPC_FILTER3	30380	read/write	Sets the signal filter of channel3.
	0	No filter is us	ed on the corresponding channel.
	1	Filter 1 is used on the corresponding channel. The type of filter depends on the type of board a	

Table 250: output filter specifications depending on card version

Filter	Specifications	M4i.6620-x8, M4x.6620-x4 M4i.6621-x8, M4x.6621-x4 M4i.6622-x8, M4x.6622-x4	M4i.6630-x8, M4x.6630-x4 M4i.6631-x8, M4x.6631-x4
filter 0		No filter w	ill be used.
filter 1	-3 dB bandwidth	65 MHz	65 MHz

Differential Output

The differential mode outputs the data on the even channels and the inverted data on the odd channels of one module, as the figure on the right is showing.

As a result you have differential signals, which are more resistant against noise when being transmitted via long cables. Because of the hardware generation, only one data sample in memory is needed for one pair of differential outputs.

The dedicated registers to set up the differential mode are shown below.

If your board has four installed channels you can generate two pairs of differential signals, otherwise one pair is possible.

Differential outputs are not available for all types of boards. Please refer to the table below, which mentions the boards this mode is available on.




Table 251: Spectrum API: differential output register and register settings

Register			
SPC_DIFF0	30040	read/write	Sets channel 0/1 to differential mode.
SPC_DIFF2	30240	read/write	Sets channel 2/3 to differential mode.

Table 252: availability of differential output mode depending on AWG model

Mode	M4i.6620	M4i.6621	M4i.6622	M4i.6630	M4i.6631
Differential Output	not available	installed	installed	not available	installed

Double Out Mode


The double out mode outputs the data on the even channels and the same data on the odd channels of one module, as the figure on the right is showing. The dedicated registers to set up the differential mode are shown below.

If your board has four installed channels you can generate two pairs of identical signals, otherwise only one pair is possible.

The double out mode is not available for all types of boards. Please refer to the table below, which mentions the boards this mode is available on.

When switching to differential/double out mode the following settings need to match:

 The channel enable mask must contain the primary channel only. That means, for example, when switching to this mode on a four channel card with only channel 0 and channel 2 must be enables. Channel 1 and channels 3 must be disabled



- All output setup like offset, gain or filter must be programmed for each channel of the pair
- Each channel pair only receives one sample of data for output. The second channel will be automatically generated according to the selected mode

Table 253: Spectrum API: double output mode registers

Register			
SPC_DOUBLEOUT0	30041	read/write	Sets channel 0/1 to double out mode.
SPC_DOUBLEOUT2	30241	read/write	Sets channel 2/3 to double out mode.

Table 254: availability of double output mode depending on AWG model

Mode	M4i.6620	M4i.6621	M4i.6622	M4i.6630	M4i.6631
Double out mode	not available	installed	installed	not available	installed

Programming the behavior in pauses and after replay

Usually the used outputs of the analog generation boards are set to zero level after replay. This is in most cases adequate. In some cases it can be necessary to hold the last sample, to output the maximum positive level or maximum negative level after replay. The stoplevel will stay on the defined level until the next output has been made. With the following registers you can define the behavior after replay:

Table 255: Spectrum API: stop level register and register settings	Table 255:	Spectrum AF	1: stop leve	l register and	l register :	settings
--	------------	-------------	--------------	----------------	--------------	----------

Registe	er	Value	Direction	Description
SPC_CH	IO_STOPLEVEL	206020	read/write	Defines the behavior after replay for channel 0
SPC_CH	11_STOPLEVEL	206021	read/write	Defines the behavior after replay for channel 1
SPC_CH	12_STOPLEVEL	206022	read/write	Defines the behavior after replay for channel 2
SPC_CH	13_STOPLEVEL	206023	read/write	Defines the behavior after replay for channel 3
	SPCM_STOPLVL_ZERO	16	Defines the ar When synchro	nalog output to enter zero level (D/A converter is fed with digital zero value). onous digital bits are replayed, these will be set to LOW state during pause.
	SPCM_STOPLVL_LOW	2	Defines the analog output to enter maximum negative level (D/A converter is fed with most negative level). When synchronous digital bits are replayed, these will be set to LOW state during pause.	
	SPCM_STOPLVL_HIGH	4	Defines the ar When synchro	nalog output to enter maximum positive level (D/A converter is fed with most positive level). onous digital bits are replayed, these will be set to HIGH state during pause.
	SPCM_STOPLVL_HOLDLAST	8	Holds the last also be hold.	replayed sample on the analog output. When synchronous digital bits are replayed, their last state will
	SPCM_STOPLVL_CUSTOM	32	Allows to define a 1 6bit wide custom level per channel for the analog output to enter in pauses. The sample formate exactly the same as during replay, as described in the "sample format" section. When synchronous digital bits are replayed along, the custom level must include these as well and therefore allow set a custom level for each multi-purpose line separately.	

When using SPCM_STOPLVL_CUSTOM, the sample value for the pauses must be defined via the following registers:

Table 256: Spectrum API: custom stop level registers

Register	Value	Direction	Description
SPC_CH0_CUSTOM_STOP	206050	read/write	Defines the custom stop level for channel 0 when using SPCM_STOPLVL_CUSTOM.
SPC_CH1_CUSTOM_STOP	206051	read/write	Defines the custom stop level for channel 1 when using SPCM_STOPLVL_CUSTOM.
SPC_CH2_CUSTOM_STOP	206052	read/write	Defines the custom stop level for channel 2 when using SPCM_STOPLVL_CUSTOM.
SPC_CH3_CUSTOM_STOP	206053	read/write	Defines the custom stop level for channel 3 when using SPCM_STOPLVL_CUSTOM.

All outputs that are not activated for replay, will keep the programmed stoplevel also while the replay is in progress.

Example showing how to set a custom stoplevel for channel O:

```
// enable the use of custom stop level and use raw value 10487 as stop value
spcm_dwSetParam_i32 (stCard.hDrv, SPC_CH0_STOPLEVEL, SPCM_STOPLVL_CUSTOM);
spcm_dwSetParam_i32 (stCard.hDrv, SPC_CH0_CUSTOM_STOP, 10487);
```

Read out of output features

The analog outputs of the different cards do have different features implemented, that can be read out to make the software more general. If you only operate one single card type in your software it is not necessary to read out these features.

Please note that the following table shows all output feature settings that are available throughout all Spectrum generator cards. Some of these features are not installed on your specific hardware.

Register				
SPC_READA	AOFEATURES	3102	read	Returns a bit map with the available features of the analog output path. The possible return values are listed below.
ç	SPCM_AO_SE	0000002h	Output is single	e-ended. If available together with SPC_AO_DIFF: output type is software selectable
S	SPCM_AO_DIFF	00000004h	Output is differ	rential. If available together with SPC_AO_SE: output type is software selectable
S	SPCM_AO_PROGFILTER	0000008h	Software selectable output filters are available.	
S	SPCM_AO_PROGOFFSET	00000010h	Output offset is software programmable.	
Ş	SPCM_AO_PROGGAIN	0000020h	Output gain is software programmable.	
S	SPCM_AO_PROGSTOPLEVEL	00000040h	The output level between segments and after replay of generated data is programmable.	
S	SPCM_AO_DOUBLEOUT	00000080h	Double out mode is available allowing to generate cheap copies of even channel data on odd channels outputs for driving multiple loads.	
ç	SPCM_AO_ENABLEOUT	00000100h	The output of e	each channel can be completely disabled by software command at any time.

Generation modes

Your card is able to run in different modes. Depending on the selected mode there are different registers that each define an aspect of this mode. The single modes are explained in this chapter. Any further modes that are only available if an option is installed on the card is documented in a later chapter.

Overview

This chapter gives you a general overview on the related registers for the different modes. The use of these registers throughout the different modes is described in the following chapters.

Setup of the mode

The mode register is organized as a bitmap. Each mode corresponds to one bit of this bitmap. When defining the mode to use, please be sure just to set one of the bits. All other settings will return an error code.

The main difference between all standard and all FIFO modes is that the standard modes are limited to on-board memory and therefore can run with full sampling rate. The FIFO modes are designed to transfer data continuously over the bus to PC memory or to hard disk and can therefore run much longer. The FIFO modes are limited by the maximum bus transfer speed the PC can use. The FIFO mode uses the complete installed on-board memory as a FIFO buffer.

However as you'll see throughout the detailed documentation of the modes the standard and the FIFO mode are similar in programming and behavior and there are only a very few differences between them.

Table 257: Spectrum API: card mode and read out of available card mode software registers

Register	Value	Direction	Description
SPC_CARDMODE	9500	read/write	Defines the used operating mode, a read command will return the currently used mode.
SPC_AVAILCARDMODES	9501	read	Returns a bitmap with all available modes on your card. The modes are listed below.

Replay modes

Mode	Value	Description
SPC_REP_STD_SINGLE	100h	Data generation from on-board memory repeating the complete programmed memory either once, infinite or for a defined number of times after one single trigger event.
SPC_REP_STD_MULTI	200h	Data generation from on-board memory for multiple trigger events. Each generated segment has the same size. This mode is described in greater detail in a special chapter about the Multiple Replay mode.
SPC_REP_STD_GATE	400h	Data generation from on-board memory using an external gate signal. Data is only generated as long as the gate sig- nal has a programmed level. The mode is described in greater detail in a special chapter about the Gated Replay mode.
SPC_REP_STD_SINGLERESTART	8000h	Data generation from on-board memory. The programmed memory is repeated once after each single trigger event.
SPC_REP_STD_SEQUENCE	40000h	Data generation from on-board memory splitting the memory into several segments and replaying the data using a special sequence memory. The mode is described in greater detail in a special chapter about the Sequence mode.
SPC_REP_FIFO_SINGLE	800h	Continuous data generation after one single trigger event. The on-board memory is used completely as FIFO buffer.
SPC_REP_FIFO_MULTI	1000h	Continuous data generation after multiple trigger events. The on-board memory is used completely as FIFO buffer.
SPC_REP_FIFO_GATE	2000h	Continuous data generation using an external gate signal. The on-board memory is used completely as FIFO buffer.
SPC_REP_STD_DDS	4000000h	DDS replay mode functionality available (firmware option required)

Commands

The data acquisition/data replay is controlled by the command register. The command register controls the state of the card in general and also the state of the different data transfers. Data transfers are explained in an extra chapter later on.

The commands are split up into two types of commands: execution commands that fulfill a job and wait commands that will wait for the occurrence of an interrupt. Again the commands register is organized as a bitmap allowing you to set several commands together with one call. As not all of the command combinations make sense (like the combination of reset and start at the same time) the driver will check the given command and return an error code ERR_SEQUENCE if one of the given commands is not allowed in the current state.

Table 258: Spectrum API: card command register and different commands with descriptions

Register	Value	Direction	Description
SPC_M2CMD	100	write only	Executes a command for the card or data transfer.

Card execution commands

M2CMD_CARD_RESET	1h	Performs a hard and software reset of the card as explained further above.	
M2CMD_CARD_WRITESETUP	2h	Writes the current setup to the card without starting the hardware. This command may be useful if changing some internal settings like clock frequency and enabling outputs.	
M2CMD_CARD_START	4h	Starts the card with all selected settings. This command automatically writes all settings to the card if any of the set- tings has been changed since the last one was written. After card has been started, only some of the settings might be changed while the card is running, such as e.g. output level and offset for D/A replay cards.	
M2CMD_CARD_ENABLETRIGGER	8h	The trigger detection is enabled. This command can be either sent together with the start command to enable trigger immediately or in a second call after some external hardware has been started.	
M2CMD_CARD_FORCETRIGGER	10h	This command forces a trigger even if none has been detected so far. Sending this command together with the start command is similar to using the software trigger.	
M2CMD_CARD_DISABLETRIGGER	20h	The trigger detection is disabled. All further trigger events are ignored until the trigger detection is again enabled. When starting the card the trigger detection is started disabled.	
M2CMD_CARD_STOP	40h	Stops the current run of the card. If the card is not running this command has no effect.	

Card wait commands

These commands do not return until either the defined state has been reached which is signaled by an interrupt from the card or the timeout counter has expired. If the state has been reached the command returns with an ERR_OK. If a timeout occurs the command returns with ERR_TIMEOUT. If the card has been stopped from a second thread with a stop or reset command, the wait function returns with ERR_ABORT.

M2CMD_CARD_WAITPREFULL	1000h	Acquisition modes only: the command waits until the pretrigger area has once been filled with data. After pretrigger area has been filled the internal trigger engine starts to look for trigger events if the trigger detection has been ena- bled.
M2CMD_CARD_WAITTRIGGER	2000h	Waits until the first trigger event has been detected by the card. If using a mode with multiple trigger events like Multi- ple Recording or Gated Sampling there only the first trigger detection will generate an interrupt for this wait com- mand.
M2CMD_CARD_WAITREADY	4000h	Waits until the card has completed the current run. In an acquisition mode receiving this command means that all data has been acquired. In a generation mode receiving this command means that the output has stopped.

Wait command timeout

If the state for which one of the wait commands is waiting isn't reached any of the wait commands will either wait forever if no timeout is defined or it will return automatically with an ERR_TIMEOUT if the specified timeout has expired.

Table 259: Spectrum API: timeout definition register

Register	Value	Direction	Description
SPC_TIMEOUT	295130	read/write	Defines the timeout for any following wait command in a millisecond resolution. Writing a zero to this register disables the timeout.

As a default the timeout is disabled. After defining a timeout this is valid for all following wait commands until the timeout is disabled again by writing a zero to this register.

A timeout occurring should not be considered as an error. It did not change anything on the board status. The board is still running and will complete normally. You may use the timeout to abort the run after a certain time if no trigger has occurred. In that case a stop command is necessary after receiving the timeout. It is also possible to use the timeout to update the user interface frequently and simply call the wait function afterwards again.

Example for card control:

```
// card is started and trigger detection is enabled immediately
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER);
// we wait a maximum of 1 second for a trigger detection. In case of timeout we force the trigger
spcm_dwSetParam_i32 (hDrv, SPC_TIMEOUT, 1000);
if (spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_WAITTRIGGER) == ERR_TIMEOUT)
    {
        printf ("No trigger detected so far, we force a trigger now!\n");
        spcm_dwSetParam (hdrv, SPC_M2CMD, M2CMD_CARD_FORCETRIGGER);
     }
// we disable the timeout and wait for the end of the run
spcm_dwSetParam_i32 (hDrv, SPC_TIMEOUT, 0);
spcm_dwSetParam_i32 (hDrv, SPC_TIMEOUT, 0);
printf ("Card has stopped now!\n");
```

Card Status

In addition to the wait for an interrupt mechanism or completely instead of it one may also read out the current card status by reading the SPC_M2STATUS register. The status register is organized as a bitmap, so that multiple bits can be set, showing the status of the card and also of the different data transfers.

Table 260: Spectrum API: card status register and possible status values with descriptions of the status

Register	Value	Direction	Description
SPC_M2STATUS	110	read only	Reads out the current status information

M2STAT_CARD_PRETRIGGER	lh	Acquisition modes only: the first pretrigger area has been filled. In Multi/ABA/Gated acquisition this status is set or for the first segment and will be cleared at the end of the acquisition.	
M2STAT_CARD_TRIGGER	2h	The first trigger has been detected.	
M2STAT_CARD_READY	4h	The card has finished its run and is ready.	
M2STAT_CARD_SEGMENT_PRETRG	8h	This flag will be set for each completed pretrigger area including the first one of a Single acquisition. Additionally for a Multi/ABA/Gated acquisition of M4i/M4x/M2p only, this flag will be set when the pretrigger area of a segment has been filled and will be cleared after the trigger for a segment has been detected.	

Acquisition cards status overview

The following drawing gives you an overview of the card commands and card status information. After start of card with M2CMD_-CARD_START the card is acquiring pretrigger data until one time complete pretrigger data has been acquired. Then the status bit M2STAT_-CARD_PRETRIGGER is set. Either the trigger has been enabled together with the start command or the card now waits for trigger enable command M2CMD_CARD_ENABLETRIGGER. After receiving this command the trigger engine is enabled and card checks for a trigger event. As soon as the trigger event is received the status bit M2STAT_CARD_TRIGGER is set and the card acquires the programmed posttrigger data. After all post trigger data has been acquired the status bit M2STAT_CARD_READY is set and data can be read out:




Image 93: Acquisition cards: graphical overview of acquisition status and card command interaction

Generation card status overview

This drawing gives an overview of the card commands and status information for a simple generation mode. After start of card with the M2CMD_CARD_START the card is armed and waiting. Either the trigger has been enabled together with the start command or the card now waits for trigger enable command M2CMD_CARD_ENABLETRIGGER. After receiving this command the trigger engine is enabled and card checks for a trigger event. As soon as the trigger event is received the status bit M2STAT_CARD_TRIGGER is set and the card starts with the data replay. After replay has been finished - depending on the programmed mode - the status bit M2STAT_CARD_READY is set and the card stops.




Image 94: Generation cards: graphical overview of generation status and card command interaction

Data Transfer

Data transfer consists of two parts: the buffer definition and the commands/status information that controls the transfer itself. Data transfer shares the command and status register with the card control commands and status information. In general the following details on the data transfer are valid for any data transfer in any direction:

- The memory size register (SPC_MEMSIZE) must be programmed before starting the data transfer.
- When the hardware buffer is adjusted from its default (see "Output latency" section later in this manual), this must be done before defining the transfer buffers in the next step via the spcm_dwDefTransfer function.
- Before starting a data transfer the buffer must be defined using the spcm_dwDefTransfer function.
- Each defined buffer is only used once. After transfer has ended the buffer is automatically invalidated.
- If a buffer has to be deleted although the data transfer is in progress or the buffer has at least been defined it is necessary to call the spcm_dwlnvalidateBuf function.

Definition of the transfer buffer

Before any data transfer can start it is necessary to define the transfer buffer with all its details. The definition of the buffer is done with the spcm_dwDefTransfer function as explained in an earlier chapter.

uint32 _stdcall	spcm_dwDefTransfer_i64	(//	Defines the transfer buffer by using 64 bit unsigned integer values
drv handle	hDevice,	11	handle to an already opened device
uint32	dwBufType,	11	type of the buffer to define as listed below under SPCM_BUF_XXXX
uint32	dwDirection,	11	the transfer direction as defined below
uint32	dwNotifySize,	11	number of bytes after which an event is sent (0=end of transfer)
void*	pvDataBuffer,	11	pointer to the data buffer
uint64	qwBrdOffs,	11	offset for transfer in board memory
uint64	qwTransferLen);	11	buffer length

This function is used to define buffers for standard sample data transfer as well as for extra data transfer for additional ABA or timestamp information. Therefore the <u>dwBufType</u> parameter can be one of the following:

SPCM_BUF_DATA	1000	Buffer is used for transfer of standard sample data	
SPCM_BUF_ABA	2000	Buffer is used to read out slow ABA data. Details on this mode are described in the chapter about the ABA mode option	
SPCM_BUF_TIMESTAMP	3000	Buffer is used to read out timestamp information. Details on this mode are described in the chapter about the timestamp option.	

The <u>dwDirection</u> parameter defines the direction of the following data transfer:

SPCM_DIR_PCTOCARD	0	Transfer is done from PC memory to on-board memory of card		
SPCM_DIR_CARDTOPC	1	ansfer is done from card on-board memory to PC memory.		
SPCM_DIR_CARDTOGPU	2	DMA transfer from card memory to GPU memory, SCAPP option needed, Linux only		
SPCM_DIR_GPUTOCARD	3	RDMA transfer from GPU memory to card memory, SCAPP option needed, Linux only		

The direction information used here must match the currently used mode. While an acquisition mode is used there's no transfer from PC to card allowed and vice versa. It is possible to use a special memory test mode to come beyond this limit. Set the SPC_MEMTEST register as defined further below.

The <u>dwNotifvSize</u> parameter defines the amount of bytes after which an interrupt should be generated. If leaving this parameter zero, the transfer will run until all data is transferred and then generate an interrupt. Filling in notify size > zero will allow you to use the amount of data that has been transferred so far. The notify size is used on FIFO mode to implement a buffer handshake with the driver or when transferring large amount of data where it may be of interest to start data processing while data transfer is still running. Please see the chapter on handling positions further below for details.

M2i, M3i, M4i, M4x and M2p cards:

The Notify size sticks to the page size which is defined by the PC hardware and the operating system. Therefore the notify size must be a multiple of 4 kByte. For main data transfer it may also be a fraction of 4k in the range of 16, 32, 64, 128, 256, 512, 1k or 2k. No other values are allowed. For ABA and timestamp the notify size can be 2k as a minimum. If you need to work with ABA or timestamp data in smaller chunks please use the polling mode as described later.

<u>M5i</u>:

The Notify size sticks to the page size which is defined by the PC hardware and the operating system. Therefore the notify size must be a multiple of 4 kByte. For main data transfer it may also be a fraction of 4k in the range of 64, 128, 256, 512, 1k or 2k. No other values are allowed. For timestamp the notify size can be 2k as a minimum. If you need to work with timestamp data in smaller chunks please use the polling mode as described later.

The pvDataBuffer must point to an allocated data buffer for the transfer. Please be sure to have at least the amount of memory allocated that you program to be transferred. If the transfer is going from card to PC this data is overwritten with the current content of the card on-board memory.

The pvDataBuffer needs to be aligned to a page size (4096 bytes). Please use appropriate software commands when allocating the data buffer. Using a non-aligned buffer may result in data corruption.

When not doing FIFO mode one can also use the <u>awBrdOffs</u> parameter. This parameter defines the starting position for the data transfer as byte value in relation to the beginning of the card memory. Using this parameter allows it to split up data transfer in smaller chunks if one has acquired a very large on-board memory.

The <u>awTransferLen</u> parameter defines the number of bytes that has to be transferred with this buffer. Please be sure that the allocated memory has at least the size that is defined in this parameter. In standard mode this parameter cannot be larger than the amount of data defined with memory size.

M5i cards only: On M5i cards the gwTransferLen parameter needs to be an integer multiple of 64 bytes.





Memory test mode

In some cases it might be of interest to transfer data in the opposite direction. Therefore a special memory test mode is available which allows random read and write access of the complete on-board memory. While memory test mode is activated no normal card commands are processed:

Table 261: Spectrum API: memory test register

Register	Value	Direction	Description
SPC_MEMTEST	200700	read/write	Writing a 1 activates the memory test mode, no commands are then processed. Writing a 0 deactivates the memory test mode again.

Invalidation of the transfer buffer

The command can be used to invalidate an already defined buffer if the buffer is about to be deleted by user. This function is automatically called if a new buffer is defined or if the transfer of a buffer has completed

uint32 _stdcall spcm_dwInvalidateBuf (<pre>// invalidate the transfer buffer</pre>
drv_handle hDevice,	<pre>// handle to an already opened device</pre>
uint32 dwBufType);	// type of the buffer to invalidate as listed above under SPCM_BUF_XXXX

The <u>dwBufType</u> parameter need to be the same parameter for which the buffer has been defined:

SPCM_BUF_DATA	1000	Buffer is used for transfer of standard sample data	
SPCM_BUF_ABA	2000	Buffer is used to read out slow ABA data. Details on this mode are described in the chapter about the ABA mode option. The ABA mode is only available on analog acquisition cards.	
SPCM_BUF_TIMESTAMP	3000	Buffer is used to read out timestamp information. Details on this mode are described in the chapter about the times- tamp option. The timestamp mode is only available on analog or digital acquisition cards.	

Commands and Status information for data transfer buffers.

As explained above the data transfer is performed with the same command and status registers like the card control. It is possible to send commands for card control and data transfer at the same time as shown in the examples further below.

Table 262: Spectrum API: Command register and commands for DMA transfers

Registe	r	Value Direction Description		Description	
SPC_M2	CMD	100	0 write only Executes a command for the card or data transfer		
	M2CMD_DATA_STARTDMA	10000h	Starts the DMA transfer for an already defined buffer. In acquisition mode it may be that the card hasn't received a trigger yet, in that case the transfer start is delayed until the card receives the trigger event		
	M2CMD_DATA_WAITDMA	20000h	Waits until the data transfer has ended or until at least the amount of bytes defined by notify size are available. This wait function also takes the timeout parameter described above into account.		
	M2CMD_DATA_STOPDMA	40000h	Stops a running DMA transfer. Data is invalid afterwards.		

The data transfer can generate one of the following status information:

Table 263: Spectrum API: status register and status codes for DMA data transfer

Register	r	Value	Direction Description		
SPC_M2S	STATUS	110	read only Reads out the current status information		
	M2STAT_DATA_BLOCKREADY	100h	The next data block as defined in the notify size is available. It is at least the amount of data available but it also car be more data.		
	M2STAT_DATA_END	200h	The data transfer has completed. This status information will only occur if the notify size is set to zero.		
	M2STAT_DATA_OVERRUN	400h	The data transfer had on overrun (acquisition) or underrun (replay) while doing FIFO transfer.		
	M2STAT_DATA_ERROR	800h	An internal error occurred while doing data transfer.		

Example of data transfer

```
void* pvData = pvAllocMemPageAligned (1024);
// transfer data from PC memory to card memory (on replay cards) ...
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_PCTOCARD, 0, pvData, 0, 1024);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
// ... or transfer data from card memory to PC memory (acquisition cards)
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC, 0, pvData, 0, 1024);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
// explicitely stop DMA tranfer prior to invalidating buffer
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STOPDMA);
spcm_dwInvalidateBuf (hDrv, SPCM_BUF_DATA);
vFreeMemPageAligned (pvData, 1024);
```

To keep the example simple it does no error checking. Please be sure to check for errors if using these command in real world programs!

Users should take care to explicitly send the M2CMD_DATA_STOPDMA command prior to invalidating the buffer, to avoid crashes due to race conditions when using higher-latency data transportation layers, such as to remote Ethernet devices.



Standard Single Replay modes

The standard single modes are the easiest and mostly used modes to generate analog or digital data with a Spectrum arbitrary waveform generation or digital output card. In standard single replay mode the card is working totally independent from the PC, after the card setup is done and the data has been transferred into the on-board memory. The advantage of the Spectrum boards is that regardless to the system usage the card will refresh the outputs with equidistant time intervals.

The data for replay is stored in the on-board memory and is held there for being replayed after the trigger event. This mode allows sample generation at very high refresh rates without the need to transfer the data from the memory of the host system to the card at high speed.

Card mode

The card mode has to be set to the correct mode SPC_REP_STD_SINGLE.

Register Value		Direction	Description		
SPC_CA	RDMODE	9500	read/write Defines the used operating mode, a read command will return the currently used mode.		
	SPC_REP_STD_SINGLE	100h	Data generation from on-board memory repeating the complete programmed memory either once, infinite or for a defined number of times after one single trigger event.		
	SPC_REP_STD_SINGLERESTART	8000h	Data generation from on-board memory replaying the complete programmed memory on every detected trigger event. The number of replays can be programmed by loops.		

Table 264: Spectrum API: card mode register and single mode settings

Memory setup

You have to define, how many samples are to be replayed from the on-board memory and how many times the complete memory should be replayed after the trigger event.

Please note that the memory size must be programmed to the correct value PRIOR to making any data transfer to the card memory. An incorrect memory size value at the time the data transfer is initiated will result in corrupted data and a wrong output.

Table 265: Spectrum API: memory and loop settings

Register	Value	Direction	Description
SPC_MEMSIZE	10000	read/write	Sets the memory size in samples per channel. The memory size setting must be set before transferring data to the card.
SPC_LOOPS	10020	read/write	Number of times the memory is replayed. If set to zero the generation will run continuously until it is stopped by the user.

The maximum memsize that can be use for generating data is of course limited by the installed amount of memory and by the number of channels to be replayed. Please have a look at the topic "Limits of pre, post memsize, loops" later in this chapter.

SPC REP STD SINGLE

This mode waits for one trigger events and after this it starts to replay the programmed memory either once, a pre-defined number of times on infinitely until explicitly stopped by the user. The SPC_LOOPS register is used to define the number of possible repetitions. Setting this register to 0 the generation will continue until explicitly stopped by the user. Any other value than 0 for SPC_LOOPS will result in the signal being replayed SPC_LOOPS times until the card stops automatically. For replaying the memory content only once after a trigger the SP-C_LOOPS values hence must be set to a value of 1.

Replay of a data pattern just once (SPC_LOOPS = 1):




Image 95: timing diagram of single replay mode with commands and status changes

Replay for a defined number of times (2 in the example shown with SPC_LOOPS = 2):




Image 96: timing diagram of single replay mode with two loops with commands and status changes

Replay continuously until the replay is stopped/aborted by the user (SPC_LOOPS = 0):




Image 97: timing diagram of continuous replay mode stopped by user with commands and status changes

SPC REP STD SINGLERESTART

This mode behaves like multiple shots of SPC_REP_STD_SINGLE but with a very small re-arming time in between. When using this mode the memory content is replayed on every detected trigger event. The SPC_LOOPS parameter defines how long this replay should continue. A value of zero defines the mode to run continuously until stopped by the user.




Image 98: timing diagram of single restart mode with commands and status changes

Between the different replayed pieces the output will go to the programmed stoplevel.

Overview of settings and resulting modes

This table gives a brief overview on the setup of loops and the resulting behaviour of the output

Table 266: Spectrum API: overview of mode settings in relation to loops settings and resulting behaviour

	SPC_LOOPS = 0	SPC_LOOPS = 1	SPC_LOOPS = N
SPC_REP_STD_SINGLE	Replay starts with the first trigger event and then the programmed data is replayed in a continuous loop until stopped by the user.	The programmed memory content is replayed once after detection of the trigger event.	Replay starts with the first trigger event and then the programmed data is replayed in a continuous loop until the programmed number N of loops has been replayed. Afterward the card stops.
SPC_REP_STD_SINGLERESTART	The programmed memory is replayed once on every trigger event. This continues until stopped by the user.	n.a. (similar to SPC_REP_STD_SINGLE)	The programmed memory is replayed once on every trigger event. This continues until the memory is N-times replayed. Afterwards the card stops.

Continuous marker output

If using the continuous output with internal trigger one can activate a marker output on the multi-purpose I/O connectors marking the beginning of each loop.

The marker output will generate a TTL pulse on one of the multi-purpose I/O lines. The pulse length is of $\frac{1}{2}$ of programmed memory. The marker output is enabled using the dedicated multi-purpose I/O line setup that is described later in this manual. Please see the chapter "Multi Purpose I/O lines" in the trigger section to find more information.

Example

The following example shows a simple standard single mode data generation setup with the transfer of data before the card is started. To keep this example simple there is no error checking implemented.

```
int32 lMemsize = 16384; // replay length is set to 16 kSamples
spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNEL0); // only one channel activated
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REP_STD_SINGLE); // set the standard single replay mode
spcm_dwSetParam_i64 (hDrv, SPC_MEMSIZE, lMemsize); // replay length
spcm_dwSetParam_i64 (hDrv, SPC_LOOPS, 1); // replay memsize once
void* pvData = pvAllocMemPageAligned (2 * lMemsize); // create a data buffer, 2 bytes per sample
vCalculate_or_Load_Data (pvData); // transfer the data to the on-board memory
spcm_dwDefTransfer_i64 (hDrv, SPC_MEUF_DATA, SPCM_DIR_PCTOCARD, 0, pvData, 0, 2 * lMemsize);
spcm_dwSetParam_i32 (hDrv, SPC_MEUF_DATA, SPCM_DIR_PCTOCARD, 0, pvData, 0, 2 * lMemsize);
spcm_dwSetParam_i32 (hDrv, SPC_MEUF_DATA, STARTDMA | M2CMD_DATA_WAITDMA);
// now we start the generation and wait for the interrupt that signalizes the end
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER | M2CMD_CARD_WAITREADY);
```

FIFO Single replay mode

The FIFO single mode does a continuous data replay using the on-board memory as a FIFO buffer and transferring data continuously from PC memory. One can generate the data on-line or load data continuously from disk.

Card mode

The card mode has to be set to the correct mode SPC_REP_FIFO_SINGLE.

```
Table 267: Spectrum API: FIFO single replay mode register and settings
```

Register Value		Direction	Description		
SPC_CA	RDMODE	DE 9500 read/write Defines the used operating mode, a read command will return the currently used m		Defines the used operating mode, a read command will return the currently used mode.	
	SPC_REP_FIFO_SINGLE	800h	Continuous data replay from PC memory. Complete on-board memory is used as FIFO buffer.		

Length of FIFO mode

In general FIFO mode can run forever until it is stopped by an explicit user command or one can program the total length of the transfer by two counters Loop and Segment size

Table 268: Spectrum API: FIFO mode length settings registers

Register	Value	Direction	Description
SPC_SEGMENTSIZE	10010	read/write	Length of segments to replay.
SPC_LOOPS	10020	read/write	Number of segments to replay in total. If set to zero the FIFO mode will run continuously until it is stopped by the user.

The total amount of samples per channel that is replayed can be calculated by [SPC_LOOPS * SPC_SEGMENTSIZE]. Please stick to the below mentioned limitations of these registers.

Difference to standard single mode

The standard modes and the FIFO modes do not differ very much from the programming point of view. In fact one can even use the FIFO mode to get the same behaviour as the standard mode. The buffer handling that is shown in the next chapter is the same for both modes.

Length of replay.

In standard mode the replay (memory size) length is defined before the start and is limited to the installed on-board memory whilst in FIFO mode the replay length can either be defined or it can run continuously until user stops it.

Example (FIFO replay)

The following example shows a simple FIFO single mode data replay setup with the data calculation placed somewhere else. To keep this example simple there is no error checking implemented. Please see in this example that data has to be calculated and transferred prior to the start of the output. The card start and the DMA transfer start cannot be done simultaneously.

```
spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNEL0);
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REP_FIFO_SINGLE);
                                                                                               // only one channel activated
// set the FIFO single replay mode
   in FIFO mode we need to define the buffer before starting the transfer
// before start we once have to fill some data in for the start of the output
vCalcOrLoadData (&pnData[0], 2 * llBufsizeInSamples);
spcm_dwSetParam_i64 (hDrv, SPC_DATA_AVAIL_CARD_LEN, 2 * llBufsizeInSamples);
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
// now the first <notifysize> bytes have been transferred to card and we start the output
dwError = spcm dwSetParam i32 (hDrv, SPC M2CMD, M2CMD CARD START | M2CMD CARD ENABLETRIGGER);
// we replay data in a loop. As we defined a notify size of 4k we'll get the data in >=4k chuncks llTotalBytes = 2 \star llBufsizeInSamples;
while (!dwError)
     // read out the available bytes that are free again
    spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_LEN, &llAvailBytes);
spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_POS, &llUserPosInBytes);
    llotalBytes += llAvailBytes;
     // generate some new data
    vCalcOrLoadData (&pnData[llUserPosInBytes / 2], llAvailBytes);
printf ("Currently Available: %lld, total: %lld\n", llAvailBytes, llTotalBytes);
     // now we mark the number of bytes that we just generated for replay and wait for the next free buffer
spcm_dwSetParam_i64 (hDrv, SPC_DATA_AVAIL_CARD_LEN, llAvailBytes);
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_WAITDMA);
```

Limits of segment size, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind that each sample needs 2 bytes of memory to be stored.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning memory size, segment size and loops. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory:

Activated	Used		Memory siz	e		Segment siz	е		Loops	
Channels	Mode	SPC_MEMSIZE			SPC_SEGMENTSIZE			SPC_LOOPS		
		Min	Max	Step	Min	Max	Step	Min	Max	Step
1 channel	Standard Single	32	Mem	32		not used		0 (∞)	4G - 1	1
	Single Restart	32	Mem	32		not used		0 (∞)	4G - 1	1
	Standard Multi	32	Mem	32	16	Mem/2	16	0 (∞)	1	1
	Standard Gate	32	Mem	32		not used		0 (∞)	1	1
	FIFO Single		not used		16	8G - 16	16	0 (∞)	4G - 1	1
	FIFO Multi		not used		16	Mem/2	16	0 (∞)	4G - 1	1
	FIFO Gate		not used		not used			0 (∞)	4G - 1	1
2 channels	Standard Single	32	Mem/2	32		not used		0 (∞)	4G - 1	1
	Single Restart	32	Mem/2	32		not used		0 (∞)	4G - 1	1
	Standard Multi	32	Mem/2	32	16	Mem/4	16	0 (∞)	1	1
	Standard Gate	32	Mem/2	32		not used		0 (∞)	1	1
	FIFO Single		not used		16	8G - 16	16	0 (∞)	4G - 1	1
	FIFO Multi		not used		16	Mem/4	16	0 (∞)	4G - 1	1
	FIFO Gate		not used		not used			0 (∞)	4G - 1	1
4 channels	Standard Single	32	Mem/4	32		not used		0 (∞)	4G - 1	1
	Single Restart	32	Mem/4	32		not used		0 (∞)	4G - 1	1
	Standard Multi	32	Mem/4	32	16	Mem/8	16	0 (∞)	1	1
	Standard Gate	32	Mem/4	32		not used		0 (∞)	1	1
	FIFO Single		not used		16	8G - 16	16	0 (∞)	4G - 1	1
	FIFO Multi		not used		16	Mem/8	16	0 (∞)	4G - 1	1
	FIFO Gate		not used			not used		0 (∞)	4G - 1	1

All figures listed here are given in samples. An entry of [8k - 16] means [8 kSamples - 16] = [8192 - 16] = 8176 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

	Installed Memory
	2 GSample
Mem	2 GSample
Mem / 2	1 GSample
Mem / 4	512 MSample
Mem / 8	256 MSample

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values is programmed depends on the used mode. Please read the detailed documentation of the mode.

Buffer handling

To handle the huge amount of data that can possibly be acquired with the M5i/M4i/M4x/M2p series cards, there is a very reliable two step buffer strategy set up. The on-board memory of the card can be completely used as a real FIFO buffer. In addition a part of the PC memory can be used as an additional software buffer. Transfer between hardware FIFO and software buffer is performed interrupt driven and automatically by the driver to get best performance. The following drawing will give you an overview of the structure of the data transfer handling:




Image 99: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine

Although an M4i is shown here, this applies to M5i, M4x and M2p cards as well. A data buffer handshake is implemented in the driver which allows to run the card in different data transfer modes. The software transfer buffer is handled as one large buffer which is on the one side controlled by the driver and filled automatically by busmaster DMA from/to the hardware FIFO buffer and on the other hand it is handled by the user who set's parts of this software buffer available for the driver for further transfer. The handshake is fulfilled with the following 3 software registers:

Table 270: Spectrum API: registers for DMA buffer handling

Register	Value	Direction Description	
SPC_DATA_AVAIL_USER_LEN	200	read	Returns the number of currently to the user available bytes inside a sample data transfer.
SPC_DATA_AVAIL_USER_POS	201	read	Returns the position as byte index where the currently available data samples start.
SPC_DATA_AVAIL_CARD_LEN	202	write	Writes the number of bytes that the card can now use for sample data transfer again

Internally the card handles two counters, a user counter and a card counter. Depending on the transfer direction the software registers have slightly different meanings:

Transfer direction	Register	Direction	Description
Write to card	SPC_DATA_AVAIL_USER_LEN	read	This register contains the currently available number of bytes that are free to write new data to the card. The user can now fill this amount of bytes with new data to be transferred.
	SPC_DATA_AVAIL_CARD_LEN	write	After filling an amount of the buffer with new data to transfer to card, the user tells the driver with this register that the amount of data is now ready to transfer.
Read from card	SPC_DATA_AVAIL_USER_LEN	read	This register contains the currently available number of bytes that are filled with newly transferred data. The user can now use this data for own purposes, copy it, write it to disk or start calculations with this data.
	SPC_DATA_AVAIL_CARD_LEN	write	After finishing the job with the new available data the user needs to tell the driver that this amount of bytes is again free for new data to be transferred.
Any direction	SPC_DATA_AVAIL_USER_POS	read	The register holds the current byte index position where the available bytes start. The register is just intended to help you and to avoid own position calculation
Any direction	SPC_FILLSIZEPROMILLE	read	The register holds the current fill size of the on-board memory (FIFO buffer) in promille (1/1000) of the full on-board memory. Please note that the hardware reports the fill size only in 1/16 parts of the full memory. The reported fill size is therefore only shown in 1000/16 = 63 promille steps.

Table 271: Spectrum API: content of DMA buffer handling registers for different use cases

Directly after start of transfer the SPC_DATA_AVAIL_USER_LEN is every time zero as no data is available for the user and the SPC_DATA_ _AVAIL_CARD_LEN is every time identical to the length of the defined buffer as the complete buffer is available for the card for transfer.

The counter that is holding the user buffer available bytes (SPC_DATA_AVAIL_USER_LEN) is related to the notify size at the DefTransfer call. Even when less bytes already have been transferred you won't get notice of it in case the notify size is programmed to a higher value.



<u>Remarks</u>

The transfer between hardware FIFO buffer and application buffer is done with scatter-gather DMA using a busmaster DMA controller located on the card. Even if the PC is busy with other jobs data is still transferred until the application data buffer is completely used.
Even if application data buffer is completely used there's still the hardware FIFO buffer that can hold data until the complete on-board

memory is used. Therefore a larger on-board memory will make the transfer more reliable against any PC dead times.

- As you see in the above picture data is directly transferred between application data buffer and on-board memory. Therefore it is absolutely critical to delete the application data buffer without stopping any DMA transfers that are running actually. It is also absolutely critical to define the application data buffer with an unmatching length as DMA can than try to access memory outside the application data area
- As shown in the drawing above the DMA control will announce new data to the application by sending an event. Waiting for an event is done internally inside the driver if the application calls one of the wait functions. Waiting for an event does not consume any CPU time and is therefore highly desirable if other threads do a lot of calculation work. However it is not necessary to use the wait functions and one can simply request the current status whenever the program has time to do so. When using this polling mode the announced available bytes still stick to the defined notify size!
- If the on-board FIFO buffer has an overrun (card to PC) or an underrun (PC to card) data transfer is stopped. However in case of transfer from card to PC there is still a lot of data in the on-board memory. Therefore the data transfer will continue until all data has been transferred although the status information already shows an overrun.
- For very small notify sizes, getting best bus transfer performance could be improved by using a "continuous buffer". This mode is explained in the appendix in greater detail.

M2i, M3i, M4i, M4x and M2p cards:

The Notify size sticks to the page size which is defined by the PC hardware and the operating system. Therefore the notify size must be a multiple of 4 kByte. For main data transfer it may also be a fraction of 4k in the range of 16, 32, 64, 128, 256, 512, 1k or 2k. No other values are allowed. For ABA and timestamp the notify size can be 2k as a minimum. If you need to work with ABA or timestamp data in smaller chunks please use the polling mode as described later.



The Notify size sticks to the page size which is defined by the PC hardware and the operating system. Therefore the notify size must be a multiple of 4 kByte. For main data transfer it may also be a fraction of 4k in the range of 64, 128, 256, 512, 1k or 2k. No other values are allowed. For timestamp the notify size can be 2k as a minimum. If you need to work with timestamp data in smaller chunks please use the polling mode as described later.

The following graphs will show the current buffer positions in different states of the transfer. The drawings have been made for the transfer from card to PC. However all the block handling is similar for the opposite direction, just the empty and the filled parts of the buffer are inverted.

Step 1: Buffer definition

Directly after buffer definition the complete buffer is empty (card to PC) or completely filled (PC to card). In our example we have a notify size which is 1/4 of complete buffer memory to keep the example simple. In real world use it is recommended to set the notify size to a smaller stepsize.

Step 2: Start and first data available

In between we have started the transfer and have waited for the first data to be available for the user. When there is at least one block of notify size in the memory we get an interrupt and can proceed with the data. Any data that already was transferred is announced. The USER_POS is still zero as we are right at the beginning of the complete transfer.

Step 3: set the first data available for card

Now the data can be processed. If transfer is going from card to PC that may be storing to hard disk or calculation of any figures. If transfer is going from PC to card that means we have to fill the available buffer again with data. After the amount of data that has been processed by the user application we set it available for the card and for the next step.

Step 4: next data available

After reaching the next border of the notify size we get the next part of the data buffer to be available. In our example at the time when reading the USER_LEN even some more data is already available. The user position will now be at the position of the previous set CARD_LEN.

Step 5: set data available again


Again after processing the data we set it free for the card use. In our example we now make something else and don't react to the interrupt for a longer time. In the background the buffer is filled with more data.

	empty Buffer	
Notify Size		
USER POS		











Step 6: roll over the end of buffer

Now nearly the complete buffer is filled. Please keep in mind that our current user position is still at the end of the data part that we processed and marked in step 4 and step 5. Therefore the data to process now is split in two parts. Part 1 is at the end of the buffer while part 2 is starting with address 0.


Step 7: set the rest of the buffer available

Feel free to process the complete data or just the part 1 until the end of the buffer as we do in this example. If you decide to process complete buffer please keep in mind the roll over at the end of the buffer.

This buffer handling can now continue endless as long as we manage to set the data available for the card fast enough. The USER_POS and USER_LEN for step 8 would now look exactly as the buffer shown in step 2.

Buffer handling example for transfer from card to PC (Data acquisition)

```
int8* pcData = (int8*) pvAllocMemPageAligned (llBufferSizeInBytes);
// we now define the transfer buffer with the minimum notify size of one page = 4 kByte
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_CARDTOPC , 4096, (void*) pcData, 0, llBufferSizeInBytes);
// we start the DMA transfer
dwError = spcm dwSetParam i32 (hDrv, SPC M2CMD, M2CMD DATA STARTDMA);
do
    if (!dwError)
         , // we wait for the next data to be available. Afte this call we get at least 4k of data to proceed
        dwError = spcm dwSetParam i32 (hDrv, SPC M2CMD, M2CMD DATA WAITDMA);
         \ensuremath{\prime\prime}\xspace ) if there was no error we can proceed and read out the available bytes that are free again
         spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_LEN, &llAvailBytes);
spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_POS, &llBytePos);
         printf ("We now have %11d new bytes available\n", llAvailBytes);
         printf ("The available data starts at position %lld\n", llBytesPos);
         // our do function gets a pointer to the start of the available data section and the length
         vDoSomething (&pcData[llBytesPos], llAvailBytes);
         \ensuremath{\prime\prime}\xspace the buffer section is now immediately set available for the card
         spcm_dwSetParam_i64 (hDrv, SPC_DATA_AVAIL_CARD_LEN, llAvailBytes);
while (!dwError); // we loop forever if no error occurs
```



CARDLEN

Buffer handling example for transfer from PC to card (Data generation)

```
int8* pcData = (int8*) pvAllocMemPageAligned (llBufferSizeInBytes);
// before starting transfer we first need to fill complete buffer memory with meaningful data
vDoGenerateData (&pcData[0], llBufferSizeInBytes);
// we now define the transfer buffer with the minimum notify size of one page = 4 kByte
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_PCTOCARD , 4096, (void*) pcData, 0, llBufferSizeInBytes);
// and transfer some data to the hardware buffer before the start of the card
spcm_dwSetParam_i32 (hDrv, SPC_DATA_AVAIL_CARD_LEN, llBufferSizeInBytes);
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
do
     if (!dwError)
          \dot{//} if there was no error we can proceed and read out the current amount of available data
         spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_LEN, &llAvailBytes);
spcm_dwGetParam_i64 (hDrv, SPC_DATA_AVAIL_USER_POS, &llBytePos);
          printf ("We now have %lld free bytes available\n", llAvailBytes);
          printf ("The available data starts at position %lld\n", llBytesPos);
          // we take care not to go across the end of the buffer, handling the wrap-around
if ((llBytePos + llAvailBytes) >= llBufferSizeInBytes)
               llAvailBytes = llBufferSizeInBytes - llBytePos;
          \prime\prime our do function gets a pointer to the start of the available data section and the length
          vDoGenerateData (&pcData[llBytesPos], llAvailBytes);
             now we mark the number of bytes that we just generated for replay
          // and wait for the next free buffer
         spcm_dwSetParam_i64 (hDrv, SPC_DATA_AVAIL_CARD_LEN, llAvailBytes);
dwError = spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_WAITDMA);
while (!dwError); // we loop forever if no error occurs
```

Please keep in mind that you are using a continuous buffer writing/reading that will start again at the zero position if the buffer length is reached. However the DATA_AVAIL_USER_LEN register will give you the complete amount of available bytes even if one part of the free area is at the end of the buffer and the second half at the beginning of the buffer.

Output latency

The card is designed to have a most stable and reliable continuous output in FIFO mode. Therefore as default the complete on-board memory is used for buffering data. This however means that you have quite a large latency when changing output data dynamically in reaction of - for example - some external events.




Image 100: output latency involved components

To have a smaller output latency when using dynamically changing data it is recommended that you use smaller buffers. The size of the software buffer is programmed as described above. The size of the hardware buffer can be programmed using a special register:

Table 272: Spectrum API: output buffer size register and register settings

Register			
SPC_DATA_OUTBUFSIZE	209	read/write	Programms the used hardware buffer size for output direction. The default value is the complete standard on-board memory (which is 4 GByte). The output buffer size can be programmed in steps of factor two of the minimum size of 1k. Resulting in allowed settings of 1k, 2k, 4k, 8k, 16k, up to the installed on-board memory size.

When the hardware buffer is adjusted, this must be followed by a M2CMD_CARD_WRITESETUP command and done after defining the card mode but before defining the transfer buffers via the spcm_dwDefTransfer function and , as shown in the example below.



The size of the output FIFO is fixed to 192 kByte (Latency 3) and cannot be changed. If setting a hardware buffer to 64 kByte (Latency 2) and using a software buffer of 64 kByte (Latency 1), the total size of buffered data is hence 320 kByte. Please see the following table for some example output latency calculations (1 sample = 2 bytes), taking buffers and the clock rate into account:

Configuration	Sampling rate	Softwar	e Buffer	Hardwa	re Buffer	Outpu	t FIFO	Overall
		Size	Latency	Size	Latency	Size (max)	Latency (max)	Latency
1 x 16 Bit Channel	1.25 GS/s	8 MByte	3.36 ms	4 GByte	1717.98 ms	192 kByte	0.16 ms	1721.5 ms
		8 MByte	3.36 ms	8 MByte	3.36 ms	192 kByte	0.16 ms	6.9 ms
		1 MByte	0.42 ms	1 MByte	0.42 ms	192 kByte	0.16 ms	1.0 ms
		64 kByte	0.026 ms	64 kByte	0.0026 ms	192 kByte	0.16 ms	0.2 ms
1 x 16 Bit Channel	625 MS/s	8 MByte	6.71 ms	8 MByte	6.71 ms	192 kByte	0.31 ms	13.7 ms
		1 MByte	0.84 ms	1 MByte	0.84 ms	192 kByte	0.31 ms	2.0 ms
		64 kByte	0.05 ms	64 kByte	0.05 ms	192 kByte	0.31 ms	0.4 ms
1 x 16 Bit Channel	100 MS/s	8 MByte	41.94 ms	8 MByte	41.94 ms	192 kByte	1.97 ms	85.9 ms
		1 MByte	5.24 ms	1 MByte	5.24 ms	192 kByte	1.97 ms	12.5 ms
		64 kByte	0.33 ms	64 kByte	0.33 ms	192 kByte	1.97 ms	2.6 ms
4 x 16 Bit Channel	100 MS/s	8 MByte	40.48 ms	8 MByte	40.48 ms	192 kByte	0.49 ms	81.5 ms
		1 MByte	1.31 ms	1 MByte	1.31 ms	192 kByte	0.49 ms	3.1 ms
		64 kByte	0.08 ms	64 kByte	0.08 ms	192 kByte	0.49 ms	0.7 ms

Table 273: output latency depending on channel settings, buffer settings and output FIFO

Please keep in mind that lowering the output buffer size also means that the risk of a buffer underrun gets higher as less data is buffered on the hardware side. Therefore please be careful with selecting the correct hardware buffer size and do not make it smaller than absolutely necessary. The above mentioned latency calculations are only an example on how to calculate the time. They're not tested in real life to run continuously with that sampling speed.

```
void* pvBuffer = NULL;
int64 llHWBufSize = KILO_B(64);
int64 llSWBufSize = KILO_B(128); // must be an integer multiple of llNotifysize
uint32 dwNotifySize = KILO_B(8);
uint32 dwErr;
// define card mode first
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REP_STD_SINGLE);
// secondly define the hardware buffer and write it to the hardware
spcm_dwSetParam_i64 (hDrv, SPC_DATA_OUTBUFSIZE, llHWBufSize);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_WRITESETUP);
\ensuremath{//} and then allocate and setup the software fifo buffer
pvBuffer = pvAllocMemPageAligned ((uint32) llSWBufSize);
spom_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_PCTOCARD, dwNotifySize, pvBuffer, 0, llSWBufSize);
// --> now fill the buffer with initial data (not shown here)
spcm_dwSetParam_i64 (hDrv, SPC_DATA_AVAIL_CARD_LEN, llSWBufSize);
// now that SW-buffer is filled, we start the data transfer (replay itself is not started yet)
// and wait for the data to be transferred.
spcm_dwSetParam_i32 (stCard.hDrv, SPC_TIMEOUT, 1000);
dwErr = spcm dwSetParam i32 (hDrv, SPC M2CMD, M2CMD DATA STARTDMA | M2CMD DATA WAITDMA);
if (!dwErr)
     // please see FIFO replay examples for further details regarding the complete data transfer \ldots
```

Data organization

Data is organized in a multiplexed way in the transfer buffer. If using 2 channels data of first activated channel comes first, then data of second channel.

Table 274: M4i and M4x cards data organization

Activated Channels	Ch0	Ch1	Ch2	Ch3	Samp	es orde	ring in l	ouffer m	emory	starting	with da	ta offset	zero								
1 channel	Х				A0	A1	A2	A3	A4	A5	A6	A7	A8	A9	A10	A11	A12	A13	A14	A15	A16
1 channel		Х			BO	B1	B2	B3	B4	B5	B6	B7	B8	B9	B10	B11	B12	B13	B14	B15	B16
1 channel			х		C0	C1	C2	C3	C4	C5	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15	C16
1 channel				Х	DO	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15	D16
2 channels	Х	Х			A0	BO	A1	B1	A2	B2	A3	B3	A4	B4	A5	B5	A6	B6	A7	B7	A8
2 channels	Х		Х		A0	C0	A1	C1	A2	C2	A3	C3	A4	C4	A5	C5	A6	C6	A7	C7	A8
2 channels	Х			х	A0	D0	A1	D1	A2	D2	A3	D3	A4	D4	A5	D5	A6	D6	A7	D7	A8
2 channels		Х	Х		BO	C0	B1	C1	B2	C2	B3	C3	B4	C4	B5	C5	B6	C6	B7	C7	B8
2 channels		Х		Х	BO	DO	B1	D1	B2	D2	B3	D3	B4	D4	B5	D5	B6	D6	B7	D7	B8
2 channels			Х	Х	C0	DO	C1	D1	C2	D2	C3	D3	C4	D4	C5	D5	C6	D6	C7	D7	C8
4 channels	Х	Х	Х	Х	A0	BO	C0	DO	A1	B1	C1	D1	A2	B2	C2	D2	A3	B3	C3	D3	A4

The samples are re-named for better readability. A0 is sample 0 of channel 0, B4 is sample 4 of channel 1, and so on.

Sample format

The 16 bit D/A samples are stored in twos complement as a 16 bit signed data word. 16 bit resolution means that data is ranging from - 32768...to...+32767. Data is stored in little-endian format, the upper 8 bit come first and the lower 8 bit second.

A channel's samples can contain also information for the synchronous digital output channels, with up to three digital channels combined with the analog sample within one data word. When extracting the digital channels form the data word, the analog data will automatically be shifted upwards, to not loose any gain information. The analog data is still in the same twos complement format.

Data bit	Standard Mode No embedded digital Bit 16 bit DAC resolution	Digital outputs enabled 1 embedded digital Bit 15 bit DAC resolution	Digital outputs enabled 2 embedded digital Bits 14 bit DAC resolution	Digital outputs enabled 3 embedded digital Bits 13 bit DAC resolution		
D15	DAx Bit 15 (MSB)	Digital "Bit15" of channel x	Digital "Bit15" of channel x	Digital "Bit15" of channel x		
D14	DAx Bit 14	DAx Bit 15 (MSB)	Digital "Bit14" of channel x	Digital "Bit14" of channel x		
D13	DAx Bit 13	DAx Bit 14	DAx Bit 15 (MSB)	Digital "Bit13" of channel x		
D12	DAx Bit 12	DAx Bit 13	DAx Bit 14	DAx Bit 15 (MSB)		
D11	DAx Bit 11	DAx Bit 12	DAx Bit 13	DAx Bit 14		
D10	DAx Bit 10	DAx Bit 11	DAx Bit 12	DAx Bit 13		
D9	DAx Bit 9	DAx Bit 10	DAx Bit 11	DAx Bit 12		
D8	DAx Bit 8	DAx Bit 9	DAx Bit 10	DAx Bit 11		
D7	DAx Bit 7	DAx Bit 8	DAx Bit 9	DAx Bit 10		
D6	DAx Bit 6	DAx Bit 7	DAx Bit 8	DAx Bit 9		
D5	DAx Bit 5	DAx Bit 6	DAx Bit 7	DAx Bit 8		
D4	DAx Bit 4	DAx Bit 5	DAx Bit 6	DAx Bit 7		
D3	DAx Bit 3	DAx Bit 4	DAx Bit 5	DAx Bit 6		
D2	DAx Bit 2	DAx Bit 3	DAx Bit 4	DAx Bit 5		
D1	DAx Bit 1	DAx Bit 2	DAx Bit 3	DAx Bit 4		
DO	DAx Bit O (LSB)	DAx Bit 1 (LSB)	DAx Bit 2 (LSB)	DAx Bit 3 (LSB)		

Hardware data conversion

The data conversion modes allow the conversion of input data in hardware. This is especially usefull when replaying previously recorded data of acquisition cards with either 15 bit, 14 bit or 12 bit resolution. The conversion takes place in hardware and therefore avoids a possible time consuming shift in the user application software.

Register Value			Direction	Description			
SPC_AVAILDATACONVERSION 201401			read	Bitmask, in which all bits of the below mentioned data conversion modes are set, if available.			
SPC_DATACONVERSION 201400			read/write	Defines the used global hardware data conversion mode for all channels or reads out the currently selected one.			
	SPCM_DC_NONE	Oh	16 bit input data is assumed and no hardware data conversion will be done.				
	SPCM_DC_12BIT_TO_16BIT	4h	12 bit input data is assumed and all samples of all currently active channels will be logically shifted upwards to use the available 16 bit DAC resolution.				

SPCM_DC_14BIT_TO_16BIT	8h	14 bit input data is assumed and all samples of all currently active channels will be logically shifted upwards to use the available 16 bit DAC resolution.
SPCM_DC_15BIT_TO_16BIT	10h	15 bit input data is assumed and all samples of all currently active channels will be logically shifted upwards to use the available 16 bit DAC resolution.

The hardware data conversion shifts the 16bit data words no matter what their content is or what channel they belong to. In case that you would like to replay also some digital data from a previous recording included within the samples, the added width of the digital data would have to be taken into account.

For example when replaying a recording from an M4i.4420 card with one digital bit included, you can either use no data conversion and replay that digital bit through your generators X0, X1 or X2 line by selecting SPCM_DC_NONE for the data conversion and as such treating that sample as 16bit. Additionally you select the digital output of one bit accordingly as described in the "Multi Purpose I/O Lines" section later in this manual, which will properly split the in this case 15 bit analog data and the 1 bit digital data.

Or in case, that you want to get rid of the recorded digital bits and output only the pure analog data, you would select a data conversion of SPCM_DC_15BIT_TO_16BIT and hence treat this sample as 15 bit.


Clock generation

Overview

The Spectrum M4i PCI Express (PCIe) and M4x PXI Express (PXIe) cards offer a wide variety of different clock modes to match all the customers' needs. All of the clock modes are described in detail with programming examples in this chapter.

The figure is showing an overview of the complete engine used on all M4i cards for clock generation.

The purpose of this chapter is to give you a guide to the best matching clock settings for your specific application and needs.



Clock Mode Register

Image 101: M4i/M4x clock section overview

The selection of the different clock modes has to be done by the SPC CLOCKMODE register. All available modes, can be read out by the help of the SPC_AVAILCLOCKMODES register.

Register	Value	Direction	Description
SPC_AVAILCLOCKMODES	20201	read	Bitmask, in which all bits of the below mentioned cloc
SPC_CLOCKMODE	20200	read/write	Defines the used clock mode or reads out the actual s

Register value			Direction	Description		
SPC_AVAILCLOCKMODES 20201		20201	read	Bitmask, in which all bits of the below mentioned clock modes are set, if available.		
SPC_CLOCKMODE 20200			read/write	d/write Defines the used clock mode or reads out the actual selected one.		
	SPC_CM_INTPLL 1			Enables internal programmable high precision Quartz 1 for sample clock generation		
	SPC_CM_QUARTZ2	4	Enables option	al Quartz 2 as reference for sample clock generation		
	SPC_CM_EXTREFCLOCK	32	Enables internal PLL with external reference for sample clock generation			
	SPC_CM_PXIREFCLOCK	64	M4x cards only	y: Enables internal PLL with PXIe backplane clock as reference for sample clock generation		

The different clock modes and all other related or required register settings are described on the following pages.

The different clock modes

Standard internal sample rate (programmable reference quartz 1)

This is the easiest and most common way to generate a sample rate with no need for additional external clock signals. The sample rate has low jitter and a high accuracy and on cards supporting fine granularity sample rate, this mode also provides a very fine resolution. The Quartz 1 is a high quality software programmable clock device acting as a reference to the internal PLL. The specification is found in the technical data section of this manual.

Quartz2 with PLL (option, M4i cards only)

This optional second Quartz 2 is for special customer needs, either for a special direct sampling clock or as a very precise reference for the PLL. Please feel free to contact Spectrum for your special needs. The Quarz 2 clock footprint can be equipped with a wide variety of clock sources that are available on the market.

External Clock (reference clock)

Any clock can be fed in that matches the specification of the board. The external clock signal can be used to synchronize the board on a system clock or to feed in an exact matching sample rate. The external clock is divided/multiplied using a PLL allowing a wide range of external clock modes.

PXIe Reference Clock (M4x cards only)

The PXIe reference clock is a 100 MHz high-quality differential clock signal with an accuracy of ±100 ppm or better. This reference clock is located on the PXIe backplane and is routed to every PXIe slot with the same trace length on the mainboard's PCB. PXIe cards from Spectrum are able to use the PXIe reference clock for sampling clock generation. One big advantage of using the reference clock is the fact that all cards that are synchronized to the reference clock are running with the same clock frequency.

Synchronization Clock (option Star-Hub, M4i cards only)

The star-hub option allows the synchronization of up to 8 cards of the M4i series from Spectrum with a minimal phase delay between the different cards. The clock is distributed from the master card to all connected cards. As a source it is possible to either use the programmable Quarz 1 clock or the external ExtO reference clock input of the master card. For details on the synchronization option please take a look at the dedicated chapter later in this manual.

Details on the different clock modes

Standard internal sampling clock (PLL)

The internal sampling clock is generated in default mode by a programmable high precision quartz. You need to select the clock mode by the dedicated register shown in the table below:

Table 278: Spectrum API: clock mode register and internal clock mode

Register		Value	Direction	Description
SPC_C	CLOCKMODE	20200	read/write	Defines the used clock mode
	SPC_CM_INTPLL	1	Enables internal programmable high precision Quartz 1 for sample clock generation	

The user does not have to care about how the desired sampling rate is generated by multiplying and dividing internally. You simply write the desired sample rate to the according register shown in the table below and the driver makes all the necessary calculations. If you want to make sure the sample rate has been set correctly you can also read out the register and the driver will give you back the sampling rate that is matching your desired one best.

Table 279: Spectrum API: samplerate register

Register Value		Direction	Description
SPC_SAMPLERATE	20000	write	Defines the sample rate in Hz for internal sample rate generation.
		read	Read out the internal sample rate that is nearest matching to the desired one.

Independent of the used clock source it is possible to enable the clock output. The clock will be available on the external clock output connector and can be used to synchronize external equipment with the board.

Table 280: Spectrum API: clock output and clock output frequency register

Register	Value	Direction	Description
SPC_CLOCKOUT	20110	read/write	Writing a $_{\rm u}$ 1 $^{\prime\prime}$ enables clock output on external clock output connector. Writing a $_{\rm u}$ 0 $^{\prime\prime}$ disables the clock output (tristate)
SPC_CLOCKOUTFREQUENCY	20111	read	Allows to read out the frequency of an internally synthesized clock present at the clock output.

Example on writing and reading internal sampling rate

```
spcm_dwSetParam_i32 (hDrv, SPC_CLOCKMODE, SPC_CM_INTPLL); // Enables internal programmable quartz 1
spcm_dwSetParam_i64 (hDrv, SPC_SAMPLERATE, 6250000); // Set internal sampling rate to 62.5 MHz
spcm_dwSetParam_i32 (hDrv, SPC_CLOCKOUT, 1); // enable the clock output of the card
spcm_dwGetParam_i64 (hDrv, SPC_SAMPLERATE, &lSamplerate); // Read back the programmed sample rate and print
printf ("Sample rate = %d\n", ISamplerate); // it. Output should be "Sample rate = 62500000"
```

Minimum internal sampling rate

The minimum and the maximum internal sampling rates depend on the specific type of board. Both values can be found in the technical data section of this manual.

Using Quartz2 with PLL (optional, M4i cards only)

In some cases it is necessary to use a special high precision frequency for sampling rate generation. For these applications all cards of the M3i/M4i series can be equipped with a special customer quartz. Please contact Spectrum for details on available oscillators. If your card is equipped with a second oscillator you can enable it for sampling rate generation with the following register:

Table 281: Spectrum API: clock mode register and quartz 2 settings

Regist	er	Value	Direction	Description
SPC_CL	OCKMODE	20200	read/write	Defines the used clock mode
	SPC_CM_QUARTZ2	4	Enables optional quartz2 for sample clock generation	

The quartz 2 clock is routed through a PLL to allow the generation of sampling rates based on this reference clock. As with internal PLL mode it's also possible to program the clock mode first, set a desired sampling rate with the SPC_SAMPLERATE register and to read it back. The result will then again be the best matching sampling rate.

Independent of the used clock source it is possible to enable the clock output. The clock will be available on the external clock output connector and can be used to synchronize external equipment with the board.

Table 282: Spectrum API: clock output and clock output frequency register

Register	Value	Direction	Description
SPC_CLOCKOUT	20110	read/write	Writing a $_{\rm s}$ 1 $''$ enables clock output on external clock output connector. Writing a $_{\rm s}$ 0 $''$ disables the clock output (tristate)
SPC_CLOCKOUTFREQUENCY	20111	read	Allows to read out the frequency of an internally synthesized clock present at the clock output.

External clock (reference clock)

The external clock input is fed through a PLL to the clock system. Therefore the input will act as a reference clock input thus allowing to either use a copy of the external clock or to generate any sampling clock within the allowed range from the reference clock. Please note the limited setup granularity in comparison to the internal sampling clock generation. Details are found in the technical data section.

Table 283: Spectrum API: clock mode register and external reference clock setup

I	Register	r	Value	Direction	Description
	SPC_CLO	OCKMODE	20200	read/write	Defines the used clock mode
		SPC_CM_EXTREFCLOCK	32	Enables internal PLL with external reference for sample clock generation	

Due to the fact that the driver needs to know the external fed in frequency for an exact calculation of the sampling rate you must set the SPC_REFERENCECLOCK register accordingly as shown in the table below. The driver then automatically sets the PLL to achieve the desired sampling rate. Please be aware that the PLL has some internal limits and not all desired sampling rates may be reached with every reference clock.

Table 284: Spectrum API: reference clock register and available settings

Registe	r	Value	Direction	Description
SPC_REF	ERENCECLOCK	20140	read/write	Programs the external reference clock in the range stated in the technical data section.
	External sampling rate in Hz as an integer value		You need to se	t up this register exactly to the frequency of the external fed in clock.

Example of reference clock:

spcm dwSetParam i32 (hDrv, SPC CLOCKMODE, SPC	C CM EXTREFCLOCK);	// Set to reference clock mode
spcm_dwSetParam_i32 (hDrv, SPC_REFERENCECLOCH	x, 10000000);	// Reference clock that is fed in is 10 MHz
<pre>spcm_dwSetParam_i64 (hDrv, SPC_SAMPLERATE,</pre>	65200000);	<pre>// We want to have 62.5 MHz as sampling rate</pre>

It is recommended that the sampling clock is always a multiple of the reference clock. If the sampling clock is a division of the reference clock, the clock starting phase is undetermined and may change between resets or clock configuration changes.

PLL Locking Error

The external clock signal is routed to a PLL to generate any sampling clock from this external clock. Due to the internal structure of the card the PLL is even used if a copy of the clock fed in externally is used for sampling (SPC_REFERENCECLOCK = SPC_SAMPLERATE). The PLL needs a stable and defined external clock with no gaps and no variation in the frequency. The external clock must be present when issuing the start command. It is not possible to start the card with external clock activated and no external clock available.

When starting the card all settings are written to hardware and the PLL is programmed to generate the desired sampling clock. If there has been any change to the clock setting the PLL then tries to lock on the external clock signal to generate the sampling clock. This locking will normally need 10 to 20 ms until the sampling clock is stable. Some clock settings may also need 200 ms to lock the PLL. This waiting time is automatically added at card start.

However if the PLL can not lock on the external clock either because there is no clock available or it hasn't sufficient signal levels or the clock is not stable the driver will return with an error code ERR_CLOCKNOTLOCKED. In that case it is necessary to check the external clock connection. Please see the example below:

// settings done to external clock like shown above. if (spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER) == ERR_CLOCKNOTLOCKED) { printf ("External clock not locked. Please check connection\n"); return -1; }

Independent of the used clock source it is possible to enable the clock output. The clock will be available on the external clock output connector and can be used to synchronize external equipment with the board.

Table 285: Spectrum API: clock output and clock output frequency register

Register	Value	Direction	Description
SPC_CLOCKOUT	20110	read/write	Writing a $_{\rm n}$ 1 $''$ enables clock output on external clock output connector. Writing a $_{\rm n}$ 0 $''$ disables the clock output (tristate)
SPC_CLOCKOUTFREQUENCY	20111	read	Allows to read out the frequency of an internally synthesized clock present at the clock output.

PXI Reference Clock (M4x cards only)

Table 286: Spectrum API: clock mode register and PXI reference clock usage

R	legister	r	Value	Direction	Description
S	PC_CLC	OCKMODE	20200	read/write	Defines the used clock mode
		SPC_CM_PXIREFCLOCK	64	Enables internal PLL with PXI reference for sample clock generation	

The 100 MHz PXIe system reference clock can be used as a reference clock for internal sample rate generation on all M4x PXIe cards from Spectrum. With the above mentioned software command the PXIe reference clock is routed to the internal PLL. Afterwards you only have to program the sample rate register to the desired sampling rate. The remaining internal calculations will be automatically done by the driver.

Example of PXI reference clock:

spcm dwSetParam i32 (hDrv, SPC CLOCKMOD)	E, SPC CM PXIREFCLOCK);	// Set to PXI reference clock mode
spcm_dwSetParam_i64 (hDrv, SPC_SAMPLERA	TE, 65200000);	// We want to have 62.5 MHz as sampling rate

PLL Locking Error

The PXI reference signal is routed to a PLL to generate any sampling clock from this external clock. The PLL needs a stable and defined external clock with no gaps and no variation in the frequency. Some backplanes might allow to turn off the reference clock. The PXI clock must be present when issuing the start command. It is not possible to start the card with external clock activated and no external clock available.

When starting the card all settings are written to hardware and the PLL is programmed to generate the desired sampling clock. If there has been any change to the clock setting the PLL then tries to lock on the external clock signal to generate the sampling clock. This locking will normally need 10 to 20 ms until the sampling clock is stable. Some clock settings may also need 200 ms to lock the PLL. This waiting time is automatically added at card start.

However if the PLL can not lock on the PXI clock because there is no clock available (if however disabled on the backplane), the driver will return with an error code ERR_CLOCKNOTLOCKED. In that case it is necessary to check the external clock connection. Please see the example below:

```
// settings done to PXI clock like shown above.
if (spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER) == ERR_CLOCKNOTLOCKED)
{
    printf ("External clock not locked. Please check connection\n");
    return -1;
    }
```

Trigger modes and appendant registers

General Description

The trigger modes of the Spectrum M4i/M4x series A/D and D/A cards are very extensive and give you the possibility to detect nearly any trigger event you can think of.

You can choose between more than 10 external trigger modes and up to 20 internal trigger modes (on analog acquisition cards) including software and channel trigger, depending on your type of board. Many of the channel trigger modes can be independently set for each input channel (on A/D boards only) resulting in a even bigger variety of modes. This chapter is about to explain all of the different trigger modes and setting up the card's registers for the desired mode.

Trigger Engine Overview




Image 102: Trigger Engine Overview. Red marked parts not available on all card types

The trigger engine of the M4iM4x card series allows to combine several different trigger sources with OR and AND combination, with a trigger delay or even with an OR combination across several cards when using the Star-Hub option. The above drawing gives a complete overview of the trigger engine and shows all possible features that are available.

On A/D cards each analog input channel has two trigger level comparators to detect edges as well as windowed triggers. All card types have a total of two different additional external trigger sources. One main trigger source (Ext0, labelled Trg0 on front panel) which also has two analog level comparators also allowing to use edge and windowed trigger detection and one secondary analog trigger (Ext1, labelled Trg1 on front panel) with one analog level comparator. Additionally three multi purpose in/outputs that can be software programmed to either inputs or outputs some extended status signals.

The Enable trigger allows the user to enable or disable all trigger sources (including channel trigger on A/D cards and external trigger) with a single software command. The enable trigger command will not work on force trigger.

When the card is waiting for a trigger event, either a channel trigger or an external trigger the force trigger command allows to force a trigger event with a single software command. The force trigger overrides the enable trigger command.

Before the trigger event is finally generated, it is wired through a programmable trigger delay. This trigger delay will also work when used in a synchronized system thus allowing each card to individually delay its trigger recognition.

Trigger masks

Trigger OR mask

The purpose of this passage is to explain the trigger OR mask (see left figure) and all the appendant software registers in detail.

The OR mask shown in the overview before as one object, is separated into two parts: a general OR mask for main external trigger (external analog window trigger), the secondary external trigger (external analog comparator trigger, the various PXI triggers (available on M4x PXIe cards only) and software trigger and a channel OR mask.




Image 103: trigger engine overview with trigger OR mask shown

Every trigger source of the M4i/M4x series cards is wired to one of the above mentioned OR masks. The user then can program which trigger source will be recognized, and which one won't.

This selection for the general mask is realized with the SPC_TRIG_ORMASK register in combination with constants for every possible trigger source.

This selection for the channel mask (A/D cards only) is realized with the SP-C_TRIG_CH_ORMASKO register in combination with constants for every possible channel trigger source.

In either case the sources are coded as a bitfield, so that they can be combined by one access to the driver with the help of a bitwise OR.

If no input is enabled, the output will be a logic "true", to not block the following static AND mask.

The table below shows the relating register for the general OR mask and the possible constants that can be written to it.




Image 104: trigger engine OR mask details

Table 287: Spectrum API: general trigger OR mask register and available settings

Register	Value	Direction	Description		
PC_TRIG_AVAILORMASK	40400	read	Bitmask, in which all bits of the below mentioned sources for the OR mask are set, if available.		
_TRIG_ORMASK 40410		read/write	Defines the events included within the trigger OR mask of the card.		
SPC_TMASK_NONE	0	No trigger so	ource selected		
SPC_TMASK_SOFTWARE	TWARE 1h		oftware trigger for the OR mask. The card will trigger immediately after start.		
SPC_TMASK_EXT0	2h		xternal (analog window) trigger 0 (labelled Trg0 on front panel) for the OR mask. The card will trigger grammed condition for this input is valid.		
SPC_TMASK_EXT1	4h	4h Enables the external (analog comparator) trigger 1 (labelled Trg1 on front panel)for the OR mask ger when the programmed condition for this input is valid.			
SPC_TMASK_PXIO	100000h	00000h Enables the PXI_TRIGO for the OR mask. The card will trigger when the signal on this input is HIGH.			
SPC_TMASK_PXI1	200000h	Enables the P	XI_TRIG1 for the OR mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXI2	400000h	Enables the P	XI_TRIG2 for the OR mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXI3	800000h	Enables the P	nables the PXI_TRIG3 for the OR mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXI4	1000000h	Enables the P	Enables the PXI_TRIG4 for the OR mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXI5	2000000h	Enables the PXI_TRIG5 for the OR mask. The card will trigger when the signal on this input is HIGH.			
SPC_TMASK_PXI6	4000000h	Enables the P	XI_TRIG6 for the OR mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXI7	SPC_TMASK_PXI7 800000h		Enables the PXI_TRIG7 for the OR mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXISTAR	1000000h	Enables the P	XISTAR line for the OR mask. The card will trigger when the signal on this input is HIGH.		
SPC_TMASK_PXIDSTARB	2000000h	Enables the P	XI_DSTARB for the OR mask. The card will trigger when the signal on this input is HIGH.		



Please note that as default the SPC_TRIG_ORMASK is set to SPC_TMASK_SOFTWARE. When not using any trigger mode requiring values in the SPC_TRIG_ORMASK register, this mask should explicitly cleared, as otherwise the software trigger will override other modes.

The following example shows, how to setup the OR mask, for the two external trigger inputs, ORing them together. When using just a single trigger, only this particular trigger must be used in the OR mask register, respectively. As an example a simple edge detection has been

chosen for Ext1 input and a window edge detection has been chosen for Ext0 input. The explanation and a detailed description of the different trigger modes for the external trigger inputs will be shown in the dedicated passage within this chapter.

<pre>spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_LEVEL0, 1800); // lower Window Trigger level set to 1.8 V spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_LEVEL1, 2000); // upper Window Trigger level set to 2.0 V spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_MODE, SPC_TM_WINENTER);// Setting up main window trigger for enter</pre>	ing
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT1_LEVEL0, 2500); // Trigger level set to 2.5 V spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT1_MODE, SPC_TM_POS); // Setting up secondary trigger for rising edg	les
// Enable both external triggers within the OR mask, hence ORing them together spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXT1 SPC_TMASK_EXT0);	

The table below is showing the registers for the channel OR mask (A/D cards only) and the possible constants that can be written to it.

Table 288: Spectrum API: channel trigger OR mask registers and available settings

Register	Value	Direction Description			
SPC_TRIG_CH_AVAILORMASKO	40450	read Bitmask, in which all bits of the below mentioned sources/channels (07) for the channel OR ma are set, if available.			
SPC_TRIG_CH_ORMASK0	40460	read/write Includes the analog channels (07) within the channel trigger OR mask of the card.			
SPC_TMASK0_CH0	0000001h	Enables chann	nables channel0 for recognition within the channel OR mask.		
SPC_TMASK0_CH1	0000002h	Enables chann	Enables channel 1 for recognition within the channel OR mask.		
SPC_TMASK0_CH2	00000004h	Enables channel2 for recognition within the channel OR mask.			
SPC_TMASK0_CH3	0000008h	Enables channel3 for recognition within the channel OR mask.			
SPC_TMASK0_CH4	0000010h	Enables chann	Enables channel4 for recognition within the channel OR mask.		
SPC_TMASK0_CH5	0000020h	Enables channel5 for recognition within the channel OR mask.			
SPC_TMASK0_CH6	00000040h	Enables channel6 for recognition within the channel OR mask.			
SPC_TMASK0_CH7	00000080h	Enables chann	el7 for recognition within the channel OR mask.		

The following example shows, how to setup the OR mask for channel trigger. As an example a simple edge detection has been chosen. The explanation and a detailed description of the different trigger modes for the channel trigger modes will be shown in the dedicated passage within this chapter.

spcm dwSetParam i32 (hDrv	, SPC TRIG ORMASK, SPC TMASK NONE);	<pre>// disable default software trigger</pre>
spcm_dwSetParam_i32 (hDrv	, SPC_TRIG_CH_ORMASK0, SPC_TMASK_CH0);	// Enable channel0 trigger within the OR mask
spcm_dwSetParam_i32 (hDrv	, SPC_TRIG_CH0_LEVEL0, 0);	<pre>// Trigger level is zero crossing</pre>
spcm_dwSetParam_i32 (hDrv	, SPC_TRIG_CH0_MODE, SPC_TM_POS);	<pre>// Setting up channel trigger for rising edges</pre>

Trigger AND mask

The purpose of this passage is to explain the trigger AND mask (see left figure) and all the appendant software registers in detail.

The AND mask shown in the overview before as one object, is separated into two parts: a general AND mask for external trigger and software trigger and a channel AND mask.




Image 105: trigger engine overview with trigger AND mask shown

Every trigger source of the M4i/M4x series cards except the software trigger is wired to one of the above mentioned AND masks. The user then can program which trigger source will be recognized, and which one won't.

This selection for the general mask is realized with the SPC_TRIG_ANDMASK register in combination with constants for every possible trigger source.

This selection for the channel mask (A/D cards only) is realized with the SP-C_TRIG_CH_ANDMASKO register in combination with constants for every possible channel trigger source.

In either case the sources are coded as a bit-field, so that they can be combined by one access to the driver with the help of a bitwise OR.

If no input is enabled, the output will be a logic "true", to not block the following static AND mask.

The table below shows the relating register for the general AND mask and the possible constants that can be written to it.

Table 289: Spectrum API: general trigger AND mask registers and available settings




Image 106: trigger engine AND mask details

Register	Value	Direction Description				
SPC_TRIG_AVAILANDMASK	40420	read Bit mask, in which all bits of the below mentioned sources for the AND mask are set, if availab				
SPC_TRIG_ANDMASK 40430 read/write Defines the		read/write	Defines the events included within the trigger AND mask of the card.			
SPC_TMASK_NONE	0	No trigger source selected				
SPC_TMASK_EXTO	2h		nables the external (analog window) trigger 0 (labelled Trg0 on front panel) for the AND mask. The card will trigger when the programmed condition for this input is valid.			
SPC_TMASK_EXT1	4h		Enables the external (analog comparator) trigger 1 (labelled Trg1 on front panel) for the AND mask. The card will trigger when the programmed condition for this input is valid.			
SPC_TMASK_PXIO	100000h	Enables the PXI_TRIGO for the AND mask. The card will trigger when the signal on this input is HIGH.				
SPC_TMASK_PXI1	200000h	Enables the PXI_TRIG1 for the AND mask. The card will trigger when the signal on this input is HIGH.				
SPC_TMASK_PXI2	400000h	Enables the P	Enables the PXI_TRIG2 for the AND mask. The card will trigger when the signal on this input is HIGH.			
SPC_TMASK_PXI3	800000h	Enables the P	Enables the PXI_TRIG3 for the AND mask. The card will trigger when the signal on this input is HIGH.			
SPC_TMASK_PXI4	1000000h	Enables the P	XI_TRIG4 for the AND mask. The card will trigger when the signal on this input is HIGH.			
SPC_TMASK_PXI5	2000000h	Enables the P	XI_TRIG5 for the AND mask. The card will trigger when the signal on this input is HIGH.			
SPC_TMASK_PXI6	4000000h	Enables the PXI_TRIG6 for the AND mask. The card will trigger when the signal on this input is HIGH.				
SPC_TMASK_PXI7	8000000h	Enables the PXI_TRIG7 for the AND mask. The card will trigger when the signal on this input is HIGH.				
SPC_TMASK_PXISTAR	1000000h	Enables the P	Enables the PXISTAR line for the AND mask. The card will trigger when the signal on this input is HIGH.			
SPC_TMASK_PXIDSTARB	2000000h	Enables the P	XI_DSTARB for the AND mask. The card will trigger when the signal on this input is HIGH.			

The following example shows, how to setup the AND mask, for an external trigger. As an example a simple high level detection has been chosen. When multiple external triggers shall be combined by AND, both of the external sources must be included in the AND mask register, similar to the OR mask example shown before. The explanation and a detailed description of the different trigger modes for the external trigger inputs will be shown in the dedicated passage within this chapter.

```
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_NONE); // disable default software trigger
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ANDMASK, SPC_TMASK_EXTO); // Enable external trigger within the AND mask
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXTO_LEVELO, 2000); // Trigger level is 2.0 V (2000 mV)
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXTO_MODE, SPC_TM_HIGH); // Setting up external trigger for HIGH level
```

The table below is showing the constants for the channel AND mask (A/D cards only) and all the constants for the different channels.

Table 290: Spectrum API: channel trigger AND mask registers and available settings

Register	Value	Direction Description			
SPC_TRIG_CH_AVAILANDMASKO	40470	read Bitmask, in which all bits of the below mentioned sources/channels (07) for the channel AND ma are set, if available.			
SPC_TRIG_CH_ANDMASK0	40480	read/write	read/write Includes the analog or digital channels (07) within the channel trigger AND mask of the card.		
SPC_TMASK0_CH0	0000001h	Enables chann	nables channel0 for recognition within the channel OR mask.		
SPC_TMASK0_CH1	0000002h	Enables chann	Enables channel1 for recognition within the channel OR mask.		
SPC_TMASK0_CH2	0000004h	Enables channel2 for recognition within the channel OR mask.			
SPC_TMASK0_CH3	0000008h	Enables channel3 for recognition within the channel OR mask.			
SPC_TMASK0_CH4	00000010h	Enables chann	Enables channel4 for recognition within the channel OR mask.		
SPC_TMASK0_CH5	00000020h	Enables channel5 for recognition within the channel OR mask.			
SPC_TMASK0_CH6	00000040h	Enables channel6 for recognition within the channel OR mask.			
SPC_TMASK0_CH7	00000080h	Enables chann	el7 for recognition within the channel OR mask.		


The following example shows, how to setup the AND mask for a channel trigger. As an example a simple level detection has been chosen.

The explanation and a detailed description of the different trigger modes for the channel trigger modes will be shown in the dedicated passage within this chapter.

<pre>spcm_dwSetParam_i32</pre>	(hDrv,	<pre>SPC_TRIG_ORMASK, SPC_TMASK_NONE); // disable default software trigger</pre>
spcm_dwSetParam_i32	(hDrv,	SPC_TRIG_CH_ANDMASK0, SPC_TMASK_CH0);// Enable channel0 trigger within AND mask
spcm_dwSetParam_i32	(hDrv,	SPC_TRIG_CH0_LEVEL0, 0); // channel level to detect is zero level
spcm_dwSetParam_i32	(hDrv,	SPC TRIG CH0 MODE, SPC TM HIGH); // Setting up ch0 trigger for HIGH levels

Software trigger

The software trigger is the easiest way of triggering any Spectrum board. The acquisition or replay of data will start immediately after the card is started and the trigger engine is armed. The resulting delay upon start includes the time the board needs for its setup and the time for recording the pre-trigger area (for acquisition cards).



For enabling the software trigger one simply has to include the software event within the trigger OR mask, as the following table is showing:

Table 291: Spectrum API: software register and register setting for software trigger

Register		Value	Direction Description		
SPC_TRIC	G_ORMASK	40410	read/write Defines the events included within the trigger OR mask of the card.		
	SPC_TMASK_SOFTWARE	1h	Sets the trigger mode to software, so that the recording/replay starts immediately.		

Example for setting up the software trigger:

spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_SOFTWARE); // Internal software trigger mode is used

Force- and Enable trigger

In addition to the software trigger (free run) it is also possible to force a trigger event by software while the board is waiting for a real physical trigger event. The forcetrigger command will only have any effect, when the board is waiting for a trigger event. The command for forcing a trigger event is shown in the table below.

Issuing the forcetrigger command will every time only generate one trigger event. If for example using Multiple Recording that will result in only one segment being acquired by forcetrigger. After execution of the forcetrigger command the trigger engine will fall back to the trigger mode that was originally programmed and will again wait for a trigger event.

Table 292: Spectrum API: command register and force trigger command

Register	r	Value	Direction Description		
SPC_M20	CMD	100	write Command register of the M2i/M3i/M4i/M4x/M2p/M5i series cards.		
	M2CMD_CARD_FORCETRIGGER	10h	Forces a trigger event if the hardware is still waiting for a trigger event.		

The example shows, how to use the forcetrigger command:

spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_FORCETRIGGER); // Force trigger is used.

It is also possible to enable (arm) or disable (disarm) the card's whole triggerengine by software. By default the trigger engine is disabled.

Table 293: Spectrum API: command register and trigger enable/disable command

Regi	ster	Value	Direction Description			
SPC_	M2CMD	100	write Command register of the M2i/M3i/M4i/M4x/M2p/M5i series cards.			
	M2CMD_CARD_ENABLETRIGGER	8h	Enables the trigger engine. Any trigger event will now be recognized.			
	M2CMD_CARD_DISABLETRIGGER	20h	Disables the trigger engine. No trigger events will be recognized, except force trigger.			

The example shows, how to arm and disarm the card's trigger engine properly:

spcm_dwSetParam_i32	(hDrv,	SPC_M2CMD,	M2CMD_CARD_ENABLETRIGGER);	//	Trigger	engine	is	armed.
 spcm_dwSetParam_i32	(hDrv,	SPC_M2CMD,	M2CMD_CARD_DISABLETRIGGER);	//	Trigger	engine	is	disarmed.

All of the Spectrum M4i/M4x series cards allow the user to program an additional trigger delay. As shown in the trigger overview section, this delay is the last element in the trigger chain. Therefore the user does not have to care for the sources when programming the trigger delay.

As shown in the overview the trigger delay is located after the starhub connection meaning that every M4i card being synchronized can still have its own trigger delay programmed. The Star-Hub will combine the original trigger events before the result is being delayed.

The delay is programmed in samples. The resulting time delay will therefore be [Programmed Delay] / [Sampling Rate].




Image 107: trigger engine overview with marked trigger delay stage

The following table shows the related register and the possible values. A value of 0 disables the trigger delay.

Table 294: Spectrum API: trigger delay registers and available settings

Registe	r	Value	Direction Description			
SPC_TRIC	G_AVAILDELAY	40800	read Contains the maximum available delay as a decimal integer value.			
SPC_TRIC	G_DELAY	40810	read/write Defines the delay for the detected trigger events.			
	0		No additional delay will be added. The resulting internal delay is mentioned in the technical data section.			
	16[8G -8] in steps of 16 (12, 14,	16 bit cards)	Defines the additional trigger delay in number of sample clocks. The trigger delay can be programmed up to (8GSamples - 16) = 8589934576. Stepsize is 16 samples for 12, 14, 16 bit cards.			
	32[8G -32] in steps of 32 (8 bit c	ards)	Defines the additional trigger delay in number of sample clocks. The trigger delay can be programmed up to (8GSamples - 32) = 8589934560. Stepsize is 32 samples for 8 bit cards.			

The example shows, how to use the trigger delay command:

Using the delay trigger does not affect the ratio between pre trigger and post trigger recorded number of samples, but only shifts the trigger event itself. For changing these values, please take a look in the relating chapter about "Acquisition Modes".

Trigger Counter

The number of acquired trigger events is counted in hardware and can be read out while the acquisition is running or after the acquisition has finished. The trigger events are counted both in standard mode as well as in FIFO mode.

Table 295: Spectrum API: trigger counter register and register return values

Register	Value	Direction	Description
SPC_TRIGGERCOUNTER	200905	read	Returns the number of trigger events that has been acquired since the acquisition start. The internal trigger counter has 48 bits. It is therefore necessary to read out the trigger counter value with 64 bit access or 2 x 32 bit access if the number of trigger events exceed the 32 bit range.

The trigger counter feature needs at least driver version V2.17 and firmware version V20 (M2i series), V10 (M3i series), V6 (M4i/M4x series) or V1 (M2p and M5i series). Please update the driver and the card firmware to these versions to use this feature. Trying to use this feature without the proper firmware version will issue a driver error.

On M2i and M3i cards, using the trigger counter information allows to determine how many Multiple Recording segments have been acquired and can perform a memory flush by issuing Force trigger commands to read out all data. This is helpful if the number of trigger events is not known at the start of the acquisition. In that case one will do the following steps:



- Program the maximum number of segments that one expects or use the FIFO mode with unlimited segments
- Set a timeout to be sure that there are no more trigger events acquired. Alternatively one can manually proceed as soon as it is clear from the application that all trigger events have been acquired
- Read out the number of acquired trigger segments
- Issue a number of Force Trigger commands to fill the complete memory (standard mode) or to transfer the last FIFO block that contains valid data segments
- Use the trigger counter value to split the acquired data into valid data with a real trigger event and invalid data with a force trigger event.

Main external window trigger (Ext0/Trg0)

The M4i/M4x series has one main external trigger input consisting of an input stage with programmable termination and programmable AC/DC coupling and two comparators that can be programmed in the range of +/- 10000 mV. Using two comparators offers a wide range of different trigger modes that are support like edge, level, rearm and window trigger.

The main external analog trigger can be easily combined with channel trigger or with the secondary external trigger being programmed as an additional external trigger input. The programming of the masks is shown in the chapters above.

The external trigger ExtO is labelled TrgO on the front-panel




Image 108: trigger engine overview with marked main external trigger Ext0/Trg0

Trigger Mode

Please find the main external (analog) trigger input modes below. A detailed description of the modes follows in the next chapters..

Table 296: Spectrum API: external trigger Ext0 registers and register settings

Registe	۲	Value	Direction	Description		
-	ŷ		read	Bitmask showing all available trigger modes for external 0 (Ext0) = main analog trigger input		
SPC_IRI	PC_TRIG_EXTO_MODE 40510		read/write	Defines the external trigger mode for the external SMA connector trigger input. The trigger need to be added to either OR or AND mask input to be activated.		
	SPC_TM_NONE 0000000h		Channel is not	used for trigger detection. This is as with the trigger masks another possibility for disabling channels.		
	SPC_TM_POS	0000001h	Trigger detecti	on for positive edges (crossing level 0 from below to above)		
	SPC_TM_NEG 0000002h		Trigger detecti	Trigger detection for negative edges (crossing level 0 from above to below)		
	SPC_TM_POS SPC_TM_REARM 01000001h		Trigger detection for positive edges on level 0. Trigger is armed when crossing level 1 to avoid false trigger on noise			
	SPC_TM_NEG SPC_TM_REARM	0100002h	Trigger detection for negative edges on level 1. Trigger is armed when crossing level 0 to avoid false trigger on noise			
	SPC_TM_BOTH	00000004h	Trigger detection for positive and negative edges (any crossing of level 0)			
	SPC_TM_HIGH	0000008h	Trigger detection for HIGH levels (signal above level 0)			
	SPC_TM_LOW	00000010h	Trigger detection for LOW levels (signal below level 0)			
	SPC_TM_WINENTER	00000020h	Window trigger for entering area between level 0 and level 1			
	SPC_TM_WINLEAVE 00000040h		Window trigger for leaving area between level 0 and level 1			
	SPC_TM_INWIN	0000080h	Window trigge	Window trigger for signal inside window between level 0 and level 1		
	SPC_TM_OUTSIDEWIN	00000100h	Window trigge	er for signal outside window between level 0 and level 1		

For all external edge and level trigger modes, the OR mask must contain the corresponding input, as the following table shows:

Table 297: Spectrum API: external trigger ExtO OR mask settings

Register	r	Value	Direction	Description
SPC_TRIC	G_ORMASK	40410	read/write	Defines the OR mask for the different trigger sources.
	SPC_TMASK_EXTO	2h Enable main e		xternal trigger input for the OR mask

Trigger Input Termination

The external trigger input is a high impedance input with 1 kOhm termination against GND. It is possible to program a 50 Ohm termination by software to terminate fast trigger signals correctly. If you enable the termination, please make sure, that your trigger source is capable to deliver the needed current. Please check carefully whether the source is able to fulfil the trigger input specification given in the technical data section.

Table 298: Spectrum API: external trigger ExtO input termination

Register	Value	Direction	Description
SPC_TRIG_TERM	40110	read/write	A $_{\rm w}1^{\rm \prime\prime}$ sets the 50 Ohm termination for external trigger signals. A $_{\rm w}0^{\rm \prime\prime}$ sets the high impedance termination

Please note that the signal levels will drop by 50% if using the 50 ohm termination and your source also has 50 ohm output impedance (both terminators will then work as a 1:2 divider). In that case it will be necessary to reprogram the trigger levels to match the new signal levels. In case of problems receiving a trigger please check the signal level of your source while connected to the terminated input.

Trigger Input Coupling

The external trigger input can be switched by software between AC and DC coupling. Please see the technical data section for details on the AC bandwidth.

Table 299: Spectrum API: external trigger Ext0 input coupling

Register	Value	Direction	Description
SPC_TRIG_EXTO_ACDC	40120		COUPLING_DC enables DC coupling, COUPLING_AC enables AC coupling for the external trigger input (AC coupling is the default).

Secondary external level trigger (Ext1/Trg1)

The M4i/M4x series has one secondary external trigger input consisting of an input stage with fixed 10 kOhm termination and one comparator that can be programmed in the range of +/- 10000 mV. Using one comparators offers a wide range of different logic levels for the available trigger modes that are support like edge, level.

The secondary external analog trigger can be easily combined with channel trigger or with the main external trigger being programmed as an additional external trigger input. The programming of the masks is shown in the chapters above.

The secondary trigger input Ext1 is labelled Trg1 on the front-panel.




Image 109: trigger engine overview with external trigger Ext1 marked

Trigger Mode

Please find the main external (analog) trigger input modes below. A detailed description of the modes follows in the next chapters..

Registe	Register		Direction	Description	
SPC_TRIC	SPC_TRIG_EXT1_AVAILMODES		read Bit mask showing all available trigger modes for Ext1(Trg1) = secondary analog trigger inp		
SPC_TRIG_EXT1_MODE 4		40511	read/write	Defines the external trigger mode for the external MMCX connector trigger input. The trigger need to be added to either OR or AND mask input to be activated.	
	SPC_TM_NONE SPC_TM_POS		Channel is not used for trigger detection. This is as with the trigger masks another possibility for disabling a		
			Trigger detection for positive edges (crossing level 0 from below to above)		
	SPC_TM_NEG	0000002h	Trigger detection for negative edges (crossing level 0 from above to below)		
	SPC_TM_BOTH	00000004h	Trigger detection for positive and negative edges (any crossing of level 0)		
	SPC_TM_HIGH 00000		Trigger detection	on for HIGH levels (signal above level 0)	
	SPC_TM_LOW	0000010h	Trigger detection	on for LOW levels (signal below level 0)	

Table 300: Spectrum API: external trigger Ext1 registers and register settings

For all external edge and level trigger modes, the OR mask must contain the corresponding input, as the following table shows:

Table 301: Spectrum API: external trigger Ext1 OR mask settings

F	Register		Value	Direction	Description
0,	SPC_TRIC	G_ORMASK	40410	read/write	Defines the OR mask for the different trigger sources.
		SPC_TMASK_EXT1	4h	Enable second	ary external trigger input for the OR mask

Trigger level

All of the external (analog) trigger modes listed above require at least one trigger level to be set (except SPC_TM_NONE of course). Some like the window or the re-arm triggers require even two levels (upper and lower level) to be set. The meaning of the trigger levels is depending on the selected mode and can be found in the detailed trigger mode description that follows.

Trigger levels for the external (analog) trigger to be programmed in mV:

Table 302: Spectrum API: external trigger available settings for trigger levels

Register	Value	Direction	Description	Range
SPC_TRIG_EXT_AVAILO_MIN	42340	read	returns the minimum trigger level for Ext0 to be programmed in mV	
SPC_TRIG_EXT_AVAILO_MAX	42341	read	returns the maximum trigger level for ExtO to be programmed in mV	
SPC_TRIG_EXT_AVAILO_STEP	42342	read	returns the step size of trigger level for Ext0 to be programmed in mV	
SPC_TRIG_EXT_AVAIL1_MIN	42345	read	returns the minimum trigger level for Ext1 to be programmed in mV	
SPC_TRIG_EXT_AVAIL1_MAX	42346	read	returns the maximum trigger level for Ext1 to be programmed in mV	
SPC_TRIG_EXT_AVAIL1_STEP	42347	read	returns the step size of trigger level for Ext1 to be programmed in mV	
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Trigger level 0 for external trigger Ext0	-10000 mV to +10000 mV

Table 302: Spectrum API: external trigger available settings for trigger levels

Register	Value	Direction	Description	Range
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Trigger level 1 for external trigger Ext0	-10000 mV to +10000 mV
SPC_TRIG_EXT1_LEVEL0	42321	read/write	Trigger level 0 for external trigger Ext1	-10000 mV to +10000 mV

Detailed description of the external analog trigger modes

For all external analog trigger modes shown below, either the OR mask or the AND must contain the external trigger to activate the external input as trigger source:.

Table 303: Spectrum API: external trigger OR mask and AND mask register and settings

Register		Value	Direction	Description
SPC_TRIG	ORMASK	40410	read/write	Defines the events included within the trigger OR mask of the card.
SPC_TRIG	SPC_TRIG_ANDMASK		read/write	Defines the events included within the trigger AND mask of the card.
	SPC_TMASK_EXTO 2h		Enables the main external (analog) trigger 0 (labelled Trg0 on front panel) for the mask.	
	SPC_TMASK_EXT1	4h	Enables the sec	condary external (analog) trigger 1 (labelled Trg1 on front panel) for the mask.

The following pages explain the available modes in detail. All modes that only require one single trigger level are available for both external trigger inputs. All modes that require two trigger levels are only available for the main external trigger input ExtO (TrgO).

Trigger on positive edge

The trigger input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the trigger signal from lower values to higher values (rising edge) then the trigger event will be detected.

This edge triggered external trigger mode correspond to the trigger possibilities of usual oscilloscopes.




Table 304: Spectrum API: external register mode setup for trigger on positive edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_POS	1h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_POS	1h
SPC_TRIG_EXTO_LEVELO	42320	read/write	Set it to the desired trigger level in mV	mV

Trigger on negative edge

The trigger input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the trigger signal from higher values to lower values (falling edge) then the trigger event will be detected.

This edge triggered external trigger mode correspond to the trigger possibilities of usual oscilloscopes.




Table 305: Spectrum API: external register mode setup for trigger on negative edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXT0_MODE	40510	read/write	SPC_TM_NEG	2h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_NEG	2h
SPC_TRIG_EXTO_LEVELO	42320	read/write	Set it to the desired trigger level in mV	mV

Trigger on positive and negative edge

The trigger input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the trigger signal (either rising or falling edge) the trigger event will be detected.

This edge triggered external trigger mode correspond to the trigger possibilities of usual oscilloscopes.




Table 306: Spectrum API: external trigger register mode setup for trigger on positive and negative edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXT0_MODE	40510	read/write	SPC_TM_BOTH	4h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_BOTH	4h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the desired trigger level in mV	mV

Re-arm trigger on positive edge

The trigger input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from lower to higher values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the trigger signal from lower values to higher values (rising edge) then the trigger event will be detected and the trigger engine will be disarmed. A new trigger event is only detected if the trigger engine is armed again.

The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.




Table 307: Spectrum API: external trigger register mode setup for trigger re-arm on positive edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_POS SPC_TM_REARM	01000001h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the desired trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Defines the re-arm level in mV	mV

Re-arm trigger on negative edge

The trigger input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from higher to lower values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the trigger signal from higher values to lower values (falling edge) then the trigger event will be detected and the trigger engine will be disarmed. A new trigger event is only detected, if the trigger engine is armed again.

The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.




Table 308: Spectrum API: external trigger register mode setup for trigger re-arm on negative edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_NEG SPC_TM_REARM	0100002h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Defines the re-arm level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the desired trigger level in mV	mV

Window trigger for entering signals

The trigger input is continuously sampled with the selected sample rate. The upper and the lower level define a window. Every time the signal enters the window from the outside, a trigger event will be detected.




Table 309: Spectrum API: external trigger register mode setup for window trigger for entering signals

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_WINENTER	00000020h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the lower trigger level in mV	mV

Window trigger for leaving signals

The trigger input is continuously sampled with the selected sample rate. The upper and the lower level define a window. Every time the signal leaves the window from the inside, a trigger event will be detected.




Table 310: Spectrum API: external trigger register mode setup for window trigger for leaving signals

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_WINLEAVE	00000040h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the lower trigger level in mV	mV

High level trigger

This trigger mode will generate an internal gate signal that can be useful in conjunction with a second trigger mode to gate that second trigger. If using this mode as a single trigger source the card will detect a trigger event at the time when entering the high level (acting like positive edge trigger) or if the trigger signal is already above the programmed level at the start it will immediately detect a trigger event.

The trigger input is continuously sampled with the selected sample rate. The trigger event will be detected if the trigger input is above the programmed trigger level.




Table 311: Spectrum API: external trigger register mode setup for high level trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_HIGH	0000008h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_HIGH	0000008h
SPC_TRIG_EXTO_LEVELO	42320	read/write	Set it to the upper trigger level in mV	mV

Low level trigger

This trigger mode will generate an internal gate signal that can be useful in conjunction with a second trigger mode to gate that second trigger. If using this mode as a single trigger source the card will detect a trigger event at the time when entering the low level (acting like negative edge trigger) or if the trigger signal is already above the programmed level at the start it will immediately detect a trigger event.

The trigger input is continuously sampled with the selected sample rate. The trigger event will be detected if the trigger input is below the programmed trigger level.




Table 312: Spectrum API: external trigger register mode setup for low level trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT0_MODE	40510	read/write	SPC_TM_LOW	00000010h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_LOW	00000010h
SPC_TRIG_EXTO_LEVELO	42320	read/write	Set it to the upper trigger level in mV	mV

In window trigger

This trigger mode will generate an internal gate signal that can be useful in conjunction with a second trigger mode to gate that second trigger. If using this mode as a single trigger source the card will detect a trigger event at the time when entering the window defined by the two trigger levels (acting like window enter trigger) or if the trigger signal is already inside the programmed window at the start it will immediately detect a trigger event.

The trigger input is continuously sampled with the selected sample rate. The trigger event will be detected if the trigger input is inside the programmed trigger window.




Table 313: Spectrum API: external trigger register mode setup for in window trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT0_MODE	40510	read/write	SPC_TM_INWIN	0000080h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the lower trigger level in mV	mV

Outside window trigger

This trigger mode will generate an internal gate signal that can be useful in conjunction with a second trigger mode to gate that second trigger. If using this mode as a single trigger source the card will detect a trigger event at the time when leaving the window defined by the two trigger levels (acting like leaving window trigger) or if the trigger signal is already outside the programmed window at the start it will immediately detect a trigger event.

The trigger input is continuously sampled with the selected sample rate. The trigger event will be detected if the trigger input is outside the programmed trigger window.




Table 314: Spectrum API: external trigger register mode setup for outside window trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_OUTSIDEWIN	00000100h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the lower trigger level in mV	mV

Multi Purpose I/O Lines

On-board I/O lines (X0, X1, X2)

The M4i/M4x series cards and the based upon digitizerNETBOX, generatorNETBOX and hybridNETBOX products have three multi purpose I/O lines that can be used for a wide variety of functions to help the interconnection with external equipment. The functionality of these multi purpose I/O lines can be software programmed and each of these lines can either be used for input or output.

The multi purpose I/O lines may be used as status outputs such as trigger output or internal arm/run as well as for asynchronous I/O to control external equipment as well as additional digital input lines that are sampled synchronously with the analog data.

The multi purpose I/O lines are available on the front plate and labeled with XO (line 0), X1 (line 1) and X2 (line 2). As default these lines are switched off.

Analog ADC Channel(s)	Trig Level 1	A/D Cards only	
Input Stage	Detection	Chennel(s) Ext0	Star-Hub (Option)
	Trig Level 0	PXI Triggers	frem other cards
Inalog Trigger Input (Ext0)	Trig Level 1	Saftware	
Input Slage	Trig Level 0	_Earse Trigger	AND Delay
Anolog Trigger Input (Ext1)		Ext0	
Input Stage	Trigger Detection	PXI Triggers AND	
Multi Purpose I/O (X0, X1, X2)	Digital Input	_Inable Trigger	Pulse Generator (Option)
Run/Arm/PGe Asynchronous Enable	Out	Run/Arm/Trig/PGen/X0,X1,	
4			≪

Image 110: trigger overview with multi-purpose lines marked

As default (power-on and after reset command) the I/O capable lines are switched off and hence are not actively driven. Hence the on-board 10k Ohm pull-up resistors are pulling these lines to logic HIGH. If a logic LOW is required, external lower-value (1k Ohm) pull-down resistors might be used.

Please be careful when programming these lines as an output whilst maybe still being connected with an external signal source, as that may damage components either on the external equipment or on the card itself.

Programming the behavior

Each multi purpose I/O line can be individually programmed. Please check the available modes by reading the SPCM_X0_AVAILMODES, SPCM_X1_AVAILMODES and SPCM_X2_AVAILMODES register first. The available modes may differ from card to card and may be enhanced with new driver/firmware versions to come.

Table 315: Spectrum API: multi-purpose I/O lines registers and available register settings

egister Value		Direction	Description
CM_X0_AVAILMODES	47210	read	Bitmask with all bits of the below mentioned modes showing the available modes for (XO)
PCM_X1_AVAILMODES 47211		read	Bitmask with all bits of the below mentioned modes showing the available modes for (X1)
CM_X2_AVAILMODES	47212	read Bitmask with all bits of the below mentioned modes showing the available modes for (X2)	
CM_X0_MODE	47200	read/write Defines the mode for (X0). Only one mode selection is possible to be set at a time	
CM_X1_MODE	47201	read/write Defines the mode for (X1). Only one mode selection is possible to be set at a time	
SPCM_X2_MODE 47202 read/write Defines the mode for (X2). Only one mode selection is possible to be set		Defines the mode for (X2). Only one mode selection is possible to be set at a time	
SPCM_XMODE_DISABLE 00000000h		No mode sele	cted. Output is tristate (default setup)
SPCM_XMODE_ASYNCIN	0000001h	Connector is programmed for asynchronous input. Use SPCM_XX_ASYNCIO to read data asynchronous as inext chapter.	
SPCM_XMODE_ASYNCOUT	0000002h	Connector is p in next chapte	programmed for asynchronous output. Use SPCM_XX_ASYNCIO to write data asynchronous as shown r.
SPCM_XMODE_DIGIN	00000004h	A/D cards only: Connector is programmed for synchronous digital input. For each analog channel, one digital channel XO/X integrated into the ADC data stream. Depending on the ADC resolution of your card the resulting merged sa can have different formats. Please check the "Sample format" chapter for more details. Please note that auto sign extension of analog data is ineffective as soon as one digital input line is activated and the software mu erly mask out the digital bits.	
SPCM_XMODE_DIGOUT	0000008h	 b. D/A cards only: Connector is programmed for synchronous digital output. Digital channels can be "included" within the and ples and synchronously replayed along. Requires additional MODE bits to be set along with this flag, as ex later on. 	
SPCM_XMODE_TRIGOUT	00000020h	Connector is programmed as trigger output and shows the trigger detection. The trigger output goes HIGH the trigger is recognized. After end of acquisition it is LOW again. In Multiple Recording/Gated Sampling mode it goes LOW after the acquisition of the current segment stops. In FIFO single mode the trigger output until FIFO mode is stopped.	
SPCM_XMODE_DIGIN2BIT	0000080h	h Connector is programmed for digital input. For each analog channel, two digital channels X0/X1/X2 are integrating into the ADC data stream. Depending on the ADC resolution of your card the resulting merged samples can have ferent formats. Please check the data format chapter to see more details. Please note that automatic sign extensio analog data is ineffective as soon as one digital input line is activated and the software must properly mask out t digital bits.	
SPCM_XMODE_RUNSTATE	00000100h	h Connector shows the current run state of the card. If acquisition/output is running the signal is HIGH. If card has stopped the signal is LOW.	
SPCM_XMODE_ARMSTATE	00000200h	Connector shows the current ARM state of the card. If the card is armed and ready to receive a trigger the signal HIGH. If the card isn't running or the card is still acquiring pretrigger data or the trigger has been detected the sign is LOW.	
SPCM_XMODE_REFCLKOUT	00001000h	1000h Connector reflects the internally generated PLL reference clock in the range of 10 to 62.5 MHz.	
SPCM_XMODE_CONTOUTMARK	00002000h	Generator Cards only: outputs a HIGH pulse as continuous marker signal for continuous replay mode. The marker si nal length is ½ of the programmed memory size.	

SPCM_XMODE_SYSCLKOUT	00004000h	Connector reflects the internally generated system clock in the range of 2.5 up to 156.25 MHz.
SPCM_XMODE_PULSEGEN	00080000h	<u>A/D and D/A cards only (optional):</u> Connector reflects the output of the same index pulse generator (X0 output from pulse generator 0, X1 from pulse gen- erator 1 etc.). For details on the pulse generator option please consult the "Pulse Generator (Option)" chapter.



Please note that a change to the SPCM_X0_MODE, SPCM_X1_MODE or SPCM_X2_MODE will only be updated with the next call to either the M2CMD_CARD_START or M2CMD_CARD_WRITESETUP register. For further details please see the relating chapter on the M2CMD_CARD registers.

Using asynchronous I/O

To use asynchronous I/O on the multi purpose I/O lines it is first necessary to switch these lines to the desired asynchronous mode by programming the above explained mode registers. As a special feature asynchronous input can also be read if the mode is set to trigger input or digital input.

Table 316: Spectrum API: asynchronous I/O register settings of the multi-purpose I/O registers

Register	Value	Direction	Description
SPCM_XX_ASYNCIO	47220	read/write	Connector X0 is linked to bit 0 of the register, connector X1 is linked to bit 1 while connector X2 is linked to bit 2 of this register. Data is written/read immediately without any relation to the currently used sampling rate or mode. If a line is programmed to output, reading this line asynchronously will return the current output level.

Example of asynchronous write and read. We write a high pulse on output X1 and wait for a high level answer on input X0:

```
spcm_dwSetParam_i32 (hDrv, SPCM_X0_MODE, SPCM_XMODE_ASYNCIN); // X0 set to asynchronous input
spcm_dwSetParam_i32 (hDrv, SPCM_X1_MODE, SPCM_XMODE_ASYNCOUT); // X1 set to asynchronous output
spcm_dwSetParam_i32 (hDrv, SPCM_X2_MODE, SPCM_XMODE_TRIGOUT); // X2 set to trigger output
spcm_dwSetParam_i32 (hDrv, SPCM_XX_ASYNCIO, 0); // programming a high pulse on output
spcm_dwSetParam_i32 (hDrv, SPCM_XX_ASYNCIO, 2);
spcm_dwSetParam_i32 (hDrv, SPCM_XX_ASYNCIO, 0);
do {
    spcm_dwGetParam_i32 (hDrv, SPCM_XX_ASYNCIO, &lAsyncIn); // read input in a loop
    while ((lAsyncIn & 1) == 0); // until X0 is going to high level
```

Special behavior of trigger output

As the driver of the M4i/M4x series is the same as the driver for the M2i/M3i series and some old software may rely on register structure of the M2i/M3i card series, there is a special compatible trigger output register that will work according to the M2i/M3i series style. It is not recommended to use this register unless you're writing software for multiple card series:

Table 317: Spectrum API: additional trigger output register for compatibility with older hardware

Register	Value	Direction	Description
SPC_TRIG_OUTPUT	40100	read/write	M2i style trigger output programming. Write a "1" to enable: - X2 trigger output (SPCM_X2_MODE = SPCM_XMODE_TRIGOUT) - X1 arm state (SPCM_X1_MODE = SPCM_XMODE_ARMSTATE). - X0 run state (SPCM_X0_MODE = SPCM_XMODE_RUNSTATE). Write a "0" to disable all three outputs: - SPCM_X0_MODE = SPCM_X1_MODE = SPCM_X2_MODE = SPCM_XMODE_DISABLE



The SPC_TRIG_OUTPUT register overrides the multi purpose I/O settings done by SPCM_X0_MODE, SPCM_X-1_MODE and SPCM_X2_MODE and vice versa. Do not use both methods together from within one program.

Using synchronous digital outputs

This mode allows the user to replay up to three additional digital channels that are synchronous and phase stable along with the analog data. To enable that mode for a particular Multi Purpose I/O line the the digital output mode must selected along with some additional information:

Register Value		Direction	Description
SPCM_X0_AVAILMODES 47210		read	Bitmask with all bits of the below mentioned modes showing the available modes for (XO)
SPCM_X1_AVAILMODES	47211	read Bitmask with all bits of the below mentioned modes showing the available modes for (X	
SPCM_X2_AVAILMODES	47212	read Bitmask with all bits of the below mentioned modes showing the available modes for (X2)	
SPCM_X0_MODE	47200	read/write Defines the mode for (X0). Only one mode selection is possible to be set at a time	
SPCM_X1_MODE	47201	read/write Defines the mode for (X1). Only one mode selection is possible to be set at a time	
SPCM_X2_MODE	47202	read/write	Defines the mode for (X2). Only one mode selection is possible to be set at a time
SPCM_XMODE_DIGOUT	0000008h	h D/A cards only: Connector is programmed for synchronous digital output. Digital channels can be "included" within the analog ples and synchronously replayed along. Requires additional MODE bits to be set along with this flag, as expla later on.	

Table 318: Spectrum API: multi-purpose I/O registers and synchronous digital output settings

Additional constants that must be combined together with SPCM_XMODE_DIGOUT to select the analog channel or channels containing the digital data information and also the bit of the combined data word to be used for digital output:

SPCM_XMODE_DIGOUTSRC_CH0	0100000h	Select channel 0 as source (channel 0 must be enabled for replay).			
SPCM_XMODE_DIGOUTSRC_CH1	02000000h	Select channel 1 as source (channel 1 must be enabled for replay).			
SPCM_XMODE_DIGOUTSRC_CH2	04000000h	Select channel 2 as source (channel 2 must be enabled for replay).			
SPCM_XMODE_DIGOUTSRC_CH3	08000000h	Select channel 3 as source (channel 3 must be enabled for replay).			
SPCM_XMODE_DIGOUTSRC_BIT15	0010000h	Use Bit15 of selected channel: channel's resolution will be reduced to 15 bit.			
SPCM_XMODE_DIGOUTSRC_BIT14	00200000h	Use Bit14 of selected channel: channel's resolution will be reduced to 14 bit, even if bit 15 is not used for digital replay.			
SPCM_XMODE_DIGOUTSRC_BIT13	00400000h	Use Bit13 of selected channel: channel's resolution will be reduced to 13 bit, even if bit 15 and/or bit 14 are not used for digital replay.			

A channel's samples can contain also information for the synchronous digital output channels, with up to three digital channels combined with the analog sample within one data word. When extracting the digital channels form the data word, the analog data will automatically be shifted upwards, to not loose any gain information. The analog data is still in the same twos complement format.

Table 319: Spectrum API: data format and DAC resolution depending on selected mode and digital output modes

	Standard Mode	Digital outputs enabled	Digital outputs enabled	Digital outputs enabled
	No embedded digital Bit	1 embedded digital Bit	2 embedded digital Bits	3 embedded digital Bits
Data bit	16 bit DAC resolution	15 bit DAC resolution	14 bit DAC resolution	13 bit DAC resolution
D15	DAx Bit 15 (MSB)	Digital "Bit15" of channel x	Digital "Bit15" of channel x	Digital "Bit15" of channel x
D14	DAx Bit 14	DAx Bit 15 (MSB)	Digital "Bit14" of channel x	Digital "Bit14" of channel x
D13	DAx Bit 13	DAx Bit 14	DAx Bit 15 (MSB)	Digital "Bit13" of channel x
D12	DAx Bit 12	DAx Bit 13	DAx Bit 14	DAx Bit 15 (MSB)
D11	DAx Bit 11	DAx Bit 12	DAx Bit 13	DAx Bit 14
D10	DAx Bit 10	DAx Bit 11	DAx Bit 12	DAx Bit 13
D9	DAx Bit 9	DAx Bit 10	DAx Bit 11	DAx Bit 12
D8	DAx Bit 8	DAx Bit 9	DAx Bit 10	DAx Bit 11
D7	DAx Bit 7	DAx Bit 8	DAx Bit 9	DAx Bit 10
D6	DAx Bit 6	DAx Bit 7	DAx Bit 8	DAx Bit 9
D5	DAx Bit 5	DAx Bit 6	DAx Bit 7	DAx Bit 8
D4	DAx Bit 4	DAx Bit 5	DAx Bit 6	DAx Bit 7
D3	DAx Bit 3	DAx Bit 4	DAx Bit 5	DAx Bit 6
D2	DAx Bit 2	DAx Bit 3	DAx Bit 4	DAx Bit 5
D1	DAx Bit 1	DAx Bit 2	DAx Bit 3	DAx Bit 4
D0	DAx Bit O (LSB)	DAx Bit 1 (LSB)	DAx Bit 2 (LSB)	DAx Bit 3 (LSB)

This very flexible routing allows the use of one up to three digital outputs, whose data in included in the samples of only one, two or three different channels. This allows to only enable as much digital channels as needed, whilst keeping the resolution of the analog channels as high as possible.

The following example shows the generation of analog data on four channels with two channels sourcing all three digital outputs:

```
uint32 dwXMode;
// enable all four channels
spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNEL0 | CHANNEL1 | CHANNEL2 | CHANNEL3);
// X0 set to synchronous output Bit 15 of channel 0
dwXMode = (SPCM_XMODE_DIGOUT | SPCM_XMODE_DIGOUTSRC_CH0 | SPCM_XMODE_DIGOUTSRC_BIT15);
spcm_dwSetParam_i32 (hDrv, SPCM_X0_MODE, dwXMode);
// X1 set to synchronous output Bit 15 of channel 1
dwXMode = (SPCM_XMODE_DIGOUT | SPCM_XMODE_DIGOUTSRC_CH1 | SPCM_XMODE_DIGOUTSRC_BIT15);
spcm_dwSetParam_i32 (hDrv, SPCM_X1_MODE, dwXMode);
// X2 set to synchronous output Bit 14 of channel 1
dwXMode = (SPCM_XMODE_DIGOUT | SPCM_XMODE_DIGOUTSRC_CH1 | SPCM_XMODE_DIGOUTSRC_BIT14);
spcm_dwSetParam_i32 (hDrv, SPCM_X2_MODE, dwXMode);
```

The following example shows the generation of analog data on just one channel sourcing all three digital outputs:

```
uint32 dwXMode;
// enable only one channel
spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNEL0);
// X0 set to synchronous output Bit 15 of channel 0
dwXMode = (SPCM_XMODE_DIGOUT | SPCM_XMODE_DIGOUTSRC_CH0 | SPCM_XMODE_DIGOUTSRC_BIT15);
spcm_dwSetParam_i32 (hDrv, SPCM_X0_MODE, dwXMode);
// X1 set to synchronous output Bit 14 of channel 0
dwXMode = (SPCM_XMODE_DIGOUT | SPCM_XMODE_DIGOUTSRC_CH0 | SPCM_XMODE_DIGOUTSRC_BIT14);
spcm_dwSetParam_i32 (hDrv, SPCM_X1_MODE, dwXMode);
// X2 set to synchronous output Bit 13 of channel 0
dwXMode = (SPCM_XMODE_DIGOUT | SPCM_XMODE_DIGOUTSRC_CH0 | SPCM_XMODE_DIGOUTSRC_BIT14);
spcm_dwSetParam_i32 (hDrv, SPCM_X1_MODE, dwXMode);
```

The following example shows the generation of analog data on two channels sourcing the one synchronous digital output:

```
uint32 dwXMode;
// enable two channels
spcm_dwSetParam_i32 (hDrv, SPC_CHENABLE, CHANNEL0 | CHANNEL1);
// X0 set to synchronous output Bit 15 of channel 1
dwXMode = (SPCM_XMODE_DIGOUT | SPCM_XMODE_DIGOUTSRC_CH1 | SPCM_XMODE_DIGOUTSRC_BIT15);
spcm_dwSetParam_i32 (hDrv, SPCM_X0_MODE, dwXMode);
// X1 set to trigger output
dwXMode = (SPCM_XMODE_DIGOUT | SPCM_XMODE_TRIGOUT);
spcm_dwSetParam_i32 (hDrv, SPCM_X1_MODE, dwXMode);
```

Mode Multiple Replay

The Multiple Replay mode allows the generation of data blocks with multiple trigger events without restarting the hardware.

The on-board memory will be divided into several segments of the same size. On each trigger event one segment of data will be replayed.

As this mode is totally controlled in hardware there is a very small re-arm time from end of one segment until the trigger detection is enabled again. You'll find that re-arm time in the technical data section of this manual.

The following table shows the register for defining the structure of the segments to be replayed with each trigger event.




Image 111: Multiple Replay output and trigger timing diagram

Table 320: Spectrum API: segment size register for multiple replay mode

Register	Value	Direction	Description
SPC_SEGMENTSIZE	10010	read/write	Size of one Multiple Replay segment: the total number of samples to be replayed per channel after detection of one trigger event.

Trigger Modes

When using Multiple Recording all of the card's trigger modes can be used including the software trigger. For detailed information on the available trigger modes, please take a look at the relating chapter earlier in this manual.

Programming examples

The following example shows how to set up the card for Multiple Replay in standard mode.

The following example shows how to set up the card for Multiple Replay in FIFO mode.

```
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REP_FIFO_MULTI); // Enables FIFO Multiple Replay
spcm_dwSetParam_i64 (hDrv, SPC_SEGMENTSIZE, 2048); // Set the segment size to 2048 samples
spcm_dwSetParam_i64 (hDrv, SPC_LOOPS 256); // 256 segments will be replayed
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_MODE, SPC_TM_NEG); // Set trig mode to ext. TTL mode (falling edge)
spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXT0); // and enable it within the trigger OR-mask
```

Replay modes

Standard Mode

With every detected trigger event one data block is replayed. The length of one multiple replay segment is set by the value of the segment size register SPC_SEGMENTSIZE. The total amount of samples to be replayed is defined by the memsize register. Memsize must be set to a a multiple of the segment size. The table below shows the register for enabling Multiple Recording. For detailed information on how to setup and start the standard replay mode please refer to the according chapter earlier in this manual.

Table 321: Spectrum API: card mode register and multiple replay settings

R	egister	r	Value	Direction	Description
SF	PC_CAR	RDMODE	9500	read/write	Defines the used operating mode
		SPC_REP_STD_MULTI	200h	Enables Multiple Replay for standard replay.	

The total number of samples to be replayed from the on-board memory in standard mode is defined by the SPC_MEMSIZE register. When using the SPC_LOOPS parameter one can further program whether all segments should be replayed once or continuously.

Table 322: Spectrum API: memory and	l loop registers with rela	ed multiple replay settings
-------------------------------------	----------------------------	-----------------------------

Registe	r	Value	Direction Description	
SPC_ME	SPC_MEMSIZE 10000		read/write	Defines the total number of samples to be replayed.
SPC_LOO	OPS	10020 read/write When writing a 1 the complete memory is replayed once, when writing a zero the from the beginning forever.		When writing a 1 the complete memory is replayed once, when writing a zero the replay continues from the beginning forever.
	0		Replay will be beginning aga	infinite until the user stops it. When replay reaches the end of programmed memory it will start from the in.
	1		The complete r	nemory is replayed once.

Standard replay mode with the use of SPC_LOOPS




Image 112: timing diagram of multiple replay mode depending on loops settings

FIFO Mode

The Multiple Replay in FIFO mode is similar to the Multiple Replay in standard mode. In contrast to the standard mode it is not necessary to program the number of samples to be replayed. The replay is running until the user stops it. The data is written block by block by the driver as described under single FIFO mode example earlier in this manual. These blocks can be online calculated or loaded from hard disk. This mode significantly reduces the amount of data to be transferred on the PCI bus as gaps with no significant output did not have to be transferred. This enables you to use faster sample rates then you would be able to in FIFO mode without Multiple Recording.

The table below shows the dedicated register for enabling Multiple Replay. For detailed information how to setup and start the board in FIFO mode please refer to the according chapter earlier in this manual.

Image 113: Spectrum API: card mode register and multiple replay FIFO mode settings

Register		Value	Direction	Description
SPC_CAR	DMODE	9500	read/write	Defines the used operating mode
	SPC_REP_FIFO_MULTI	1000h	Enables Multiple Replay for FIFO mode.	

The number of segments to be replayed must be set separately with the register shown in the following table:

Table 323: Spectrum API: loops register settings when using Multiple Replay FIFO mode

Register	r	Value	Direction	Description
SPC_LOC	DPS	10020	read/write	Defines the number of segments to be replayed
	0		Replay will be infinite until the user stops it.	
1 [4G - 1]		Defines the toto	Defines the total segments to be replayed.	

Fifo replay mode with the use of SPC LOOPS




Image 114: timing diagram of Multiple Replay FIFO mode with different loops settings

Limits of segment size, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind that each sample needs 2 bytes of memory to be stored.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning memory size, segment size and loops. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory:

Activated	Used		Memory siz	e	:	Segment siz	e		Loops	
Channels	Mode	S	PC_MEMSIZ	ZE	SPC	_SEGMENT	SIZE	SPC_LOOPS		
		Min	Max	Step	Min	Max	Step	Min	Max	Step
1 channel	Standard Single	32	Mem	32		not used		(∞) 0	4G - 1	1
	Single Restart	32	Mem	32		not used		(∞) 0	4G - 1	1
	Standard Multi	32	Mem	32	16	Mem/2	16	(∞) 0	1	1
	Standard Gate	32	Mem	32		not used		(∞) 0	1	1
	FIFO Single	not used			16	8G - 16	16	(∞) 0	4G - 1	1
	FIFO Multi	not used			16	Mem/2	16	(∞) 0	4G - 1	1
	FIFO Gate		not used		not used			(∞) 0	4G - 1	1
2 channels	Standard Single	32 Mem/2 32		not used			0 (∞)	4G - 1	1	
	Single Restart	32	Mem/2	32		not used		0 (∞)	4G - 1	1
	Standard Multi	32	Mem/2	32	16	Mem/4	16	0 (∞)	1	1
	Standard Gate	32	Mem/2	32		not used		0 (∞)	1	1
	FIFO Single	not used			16	8G - 16	16	(∞) 0	4G - 1	1
	FIFO Multi	not used			16	Mem/4	16	(∞) 0	4G - 1	1
	FIFO Gate		not used			not used		(∞) 0	4G - 1	1
4 channels	Standard Single	32	Mem/4	32		not used		(∞) 0	4G - 1	1
	Single Restart	32	Mem/4	32		not used		(∞) 0	4G - 1	1
	Standard Multi	32	Mem/4	32	16	Mem/8	16	(∞) 0	1	1
	Standard Gate	32	Mem/4	32		not used		(∞) 0	1	1
	FIFO Single		not used		16	8G - 16	16	0 (∞)	4G - 1	1
	FIFO Multi		not used		16	Mem/8	16	0 (∞)	4G - 1	1
	FIFO Gate		not used			not used		0 (∞)	4G - 1	1

Table 324: Spectrum API: limits of segment size, memory size and loops registers depending on selected mode

All figures listed here are given in samples. An entry of [8k - 16] means [8 kSamples - 16] = [8192 - 16] = 8176 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

	Installed Memory
	2 GSample
Mem	2 GSample
Mem / 2	1 GSample
Mem / 4	512 MSample
Mem / 8	256 MSample

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values is programmed depends on the used mode. Please read the detailed documentation of the mode.

Programming the behavior in pauses and after replay

Usually the used outputs of the analog generation boards are set to zero level after replay. This is in most cases adequate. In some cases it can be necessary to hold the last sample, to output the maximum positive level or maximum negative level after replay. The stoplevel will stay on the defined level until the next output has been made. With the following registers you can define the behavior after replay:

Table 325: Spectrum API: stop level register and register settings

Register	Value	Direction	Description
SPC_CH0_STOPLEVEL	206020	read/write	Defines the behavior after replay for channel 0
SPC_CH1_STOPLEVEL	206021	read/write	Defines the behavior after replay for channel 1

Table 325: Spectrum API: stop level register and register settings

Register	legister Value		Description		
SPC_CH2_STOPLEVEL 206022		read/write	Defines the behavior after replay for channel 2		
PC_CH3_STOPLEVEL 206023		read/write	Defines the behavior after replay for channel 3		
SPCM_STOPLVL_ZERO	SPCM_STOPLVL_ZERO 16 SPCM_STOPLVL_LOW 2		Defines the analog output to enter zero level [D/A converter is fed with digital zero value]. When synchronous digital bits are replayed, these will be set to LOW state during pause. Defines the analog output to enter maximum negative level [D/A converter is fed with most negative level]. When synchronous digital bits are replayed, these will be set to LOW state during pause.		
SPCM_STOPLVL_LOW					
SPCM_STOPLVL_HIGH	4	Defines the an When synchro	Defines the analog output to enter maximum positive level (D/A converter is fed with most positive level). When synchronous digital bits are replayed, these will be set to HIGH state during pause.		
SPCM_STOPLVL_HOLDLAST	SPCM_STOPLVL_HOLDLAST 8		Holds the last replayed sample on the analog output. When synchronous digital bits are replayed, their last state will also be hold.		
SPCM_STOPLVL_CUSTOM	32	Allows to define a 16bit wide custom level per channel for the analog output to enter in pauses. The sample forme exactly the same as during replay, as described in the "sample format" section. When synchronous digital bits are replayed along, the custom level must include these as well and therefore allow set a custom level for each multi-purpose line separately.			

When using SPCM_STOPLVL_CUSTOM, the sample value for the pauses must be defined via the following registers:

Table 326: Spectrum API: custom stop level registers

Register	Value	Direction	Description
SPC_CH0_CUSTOM_STOP	206050	read/write	Defines the custom stop level for channel 0 when using SPCM_STOPLVL_CUSTOM.
SPC_CH1_CUSTOM_STOP	206051	read/write	Defines the custom stop level for channel 1 when using SPCM_STOPLVL_CUSTOM.
SPC_CH2_CUSTOM_STOP	206052	read/write	Defines the custom stop level for channel 2 when using SPCM_STOPLVL_CUSTOM.
SPC_CH3_CUSTOM_STOP	206053	read/write	Defines the custom stop level for channel 3 when using SPCM_STOPLVL_CUSTOM.

All outputs that are not activated for replay, will keep the programmed stoplevel also while the replay is in progress.

Example showing how to set a custom stoplevel for channel O:

// enable the use of custom stop level and use raw value 10487 as stop value spcm_dwSetParam_i32 (stCard.hDrv, SPC_CH0_STOPLEVEL, SPCM_STOPLVL_CUSTOM); spcm_dwSetParam_i32 (stCard.hDrv, SPC_CH0_CUSTOM_STOP, 10487); gate condition is true.

Mode Gated Replay

The Gated Replay mode allows the data generation controlled by an exter-Gate nal or an internal gate signal. Data will only be replayed if the programmed Output Data

Image 115: Gated Replay timing diagram in relation to gate signal

This chapter will explain all the necessary software register to set up the card for Gated Replay properly.

The section on the allowed trigger modes deals with detailed description on the different trigger events and the resulting gates.

Generation Modes

Standard Mode

Data will be replayed as long as the gate signal fulfills the programmed gate condition. At the end of the gate interval the replay will be stopped and the card will pause until another gates signal appears. If loops (SPC_LOOPS) is set to 1 the card stops immediately as soon as the total amount of data (SPC_MEMSIZE) has been replayed. In that case the last gate segment is ended by the expiring memory size counter and not by the gate end signal. If loops is set to zero the Gated Replay mode will run in a continuous loop until explicitly stopped by user. If the replay reaches the end of the programmed memory it will start again at the beginning with no gap in between.

The table below shows the register for enabling Gated Sampling. For detailed information on how to setup and start the standard acquisition mode please refer to the according chapter earlier in this manual.

Table 327: Spectrum API: card mode register and settings for Gated Replay standard mode

Register	r	Value	Direction	Description
SPC_CAR	RDMODE	9500	read/write	Defines the used operating mode
	SPC_REP_STD_GATE	400h	Enables Gated Sampling for standard acquisition.	

The total number of samples to be replayed from the on-board memory in standard mode is defined by the SPC_MEMSIZE register.

Table 328: Spectrum API: memsize and	d loops register and	register settings for	Gated Replay mode
--------------------------------------	----------------------	-----------------------	-------------------

Register		Value	Direction	Description
SPC_MEA	ASIZE	10000	read/write	Defines the total number of samples to be replayed.
SPC_LOC)PS	10020	read/write	Defines the number of gates to be replayed
		Replay will be beginning with	infinite until the user stops it. When replay reaches the end of programmed memory it will start from the no gap.	
1 The complete memory is replayed once. The last gate segment is cut off when end of memory		nemory is replayed once. The last gate segment is cut off when end of memory is reached.		

Examples of Standard Standard Gated Replay with the use of SPC LOOPS parameter

To keep the diagram easy to read there's no delay shown in here and there's also only a very small number of samples shown. Any further restrictions are described later in this chapter.




Image 116: timing diagram of Gated Replay mode depending on different loops settings

FIFO Mode

The Gated Replay in FIFO mode is similar to the Gated Replay in standard mode. The replay can either run until the user stops it by software (infinite replay, loops = 0) or until a programmed number of gates has been played (loops = 1). The data is written continuously by the driver and can be either online calculated or loaded from hard disk. The table below shows the dedicated register for enabling Gated Sampling in FIFO mode. For detailed information how to setup and start the card in FIFO mode please refer to the according chapter earlier in this manual.

Table 329: Spectrum API: card mode register and Gated Replay FIFO mode settings

Register	Value	Direction	Description
SPC_CARDMODE	9500	read/write	Defines the used operating mode

SPC_REP_FIFO_GATE	2000h	Enables Gated Replay with FIFO mode

The number of gates to be replayed must be set separately with the register shown in the following table:

Table 330: Spectrum API: Gated Replay FIFO mode loops register settings

Register		Value	Direction	Description		
SPC_LOOPS		10020	read/write	Defines the number of gates to be replayed		
0	0 Replay v		Replay will be	infinite until the user stops it or an underrun occurs		
1.	1 [4G - 1]			Defines the total gates to be replayed.		

Examples of Fifo Gated Replay with the use of SPC_LOOPS parameter

To keep the diagram easy to read there's no delay shown in here and there's also only a very small number of samples shown. Any further restrictions are described later in this chapter.

Trigger				
Loops = 10 1 2 3 4 5 6 7				
Loops = 00 1 2 3 4 5 6 7	8 9 10 11 12	13 14 15 16 17 18 19	20212223	242526272829
Loops = 30 1 2 3 4 5 6 7	8 9 10 11 12	13 14 15 16 17 18 19		

Image 117: timing diagram of Gated Replay FIFO mode depending on different loops settings

Limits of segment size, memory size

The maximum memory size parameter is only limited by the number of activated channels and by the amount of installed memory. Please keep in mind that each sample needs 2 bytes of memory to be stored.

Due to the internal organization of the card memory there is a certain stepsize when setting these values that has to be taken into account. The following table gives you an overview of all limits concerning memory size, segment size and loops. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory:

Activated Channels	Used Mode		Memory siz			Segment siz			Loops SPC LOOP	s
		Min	Max	Step	Min	Max	Step	Min	Max	Step
1 channel	Standard Single	32	Mem	32		not used		(∞) 0	4G - 1	1
	Single Restart	32	Mem	32		not used		0 (∞)	4G - 1	1
	Standard Multi	32	Mem	32	16	Mem/2	16	0 (∞)	1	1
	Standard Gate	32	Mem	32		not used		(∞) 0	1	1
	FIFO Single		not used		16	8G - 16	16	(∞) 0	4G - 1	1
	FIFO Multi		not used		16	Mem/2	16	(∞) 0	4G - 1	1
	FIFO Gate		not used		not used			(∞) 0	4G - 1	1
2 channels	Standard Single	32	Mem/2	32		not used		0 (∞)	4G - 1	1
	Single Restart	32	Mem/2	32		not used		0 (∞)	4G - 1	1
	Standard Multi	32	Mem/2	32	16	Mem/4	16	0 (∞)	1	1
	Standard Gate	32	Mem/2	32		not used		0 (∞)	1	1
	FIFO Single	not used			16	8G - 16	16	0 (∞)	4G - 1	1
	FIFO Multi	not used			16	Mem/4	16	0 (∞)	4G - 1	1
	FIFO Gate		not used		not used			(∞) 0	4G - 1	1
4 channels	Standard Single	32	Mem/4	32		not used		(∞) 0	4G - 1	1
	Single Restart	32	Mem/4	32		not used		(∞) 0	4G - 1	1
	Standard Multi	32	Mem/4	32	16	Mem/8	16	(∞) 0	1	1
	Standard Gate	32	Mem/4	32		not used		0 (∞)	1	1
	FIFO Single		not used		16	8G - 16	16	(∞) 0	4G - 1	1
	FIFO Multi		not used		16	Mem/8	16	(∞) 0	4G - 1	1
	FIFO Gate		not used			not used		(∞) 0	4G - 1	1

Table 331: Spectrum API: limits of segment size, memory size and loops registers depending on selected mode

All figures listed here are given in samples. An entry of [8k - 16] means [8 kSamples - 16] = [8192 - 16] = 8176 samples.

The given memory and memory / divider figures depend on the installed on-board memory as listed below:

	Installed Memory 2 GSample
Mem	2 GSample
Mem / 2	1 GSample
Mem / 2 Mem / 4	512 MSample
Mem / 8	256 MSample

Please keep in mind that this table shows all values at once. Only the absolute maximum and minimum values are shown. There might be additional limitations. Which of these values is programmed depends on the used mode. Please read the detailed documentation of the mode.

<u>Trigger</u>

Detailed description of the external analog trigger modes

For all external analog trigger modes shown below, either the OR mask or the AND must contain the external trigger to activate the external input as trigger source:.

Table 002. opecitorit / in ingger mask registers e							
Register	Value	Direction	Description				
SPC_TRIG_ORMASK	40410	read/write	Defines the events included within the trigger OR mask of the card.				
SPC_TRIG_ANDMASK	40430	read/write	Defines the events included within the trigger AND mask of the card.				
SPC_TMASK_EXTO	2h	Enables the ma	in external (analog) trigger 0 for the mask.				
SPC_TMASK_EXT1	4h	Enables the secondary external (analog) trigger 0 for the mask.					

Table 332: Spectrum API: trigger mask registers and available register settings

The following pages explain the available modes in detail. All modes that only require one single trigger level are available for both external trigger inputs. All modes that require two trigger levels are only available for the main external trigger input (Ext0).

Trigger on positive edge

The trigger input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the trigger signal from lower values to higher values (rising edge) then the gate starts.

When the signal crosses the programmed trigger level from higher values to lower values (falling edge) then the gate will stop.

As this mode is purely edge-triggered, the high level at the cards start time does not trigger the board.




Table 333: Spectrum API: trigger register settings for trigger on positive edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_POS	1h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_POS	1h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the desired trigger level in mV	mV

Trigger on negative edge

The trigger input is continuously sampled with the selected sample rate. If the programmed trigger level is crossed by the trigger signal from higher values to lower values (falling edge) then the gate starts.

When the signal crosses the programmed trigger from lower values to higher values (rising edge) then the gate will stop.

As this mode is purely edge-triggered, the low level at the cards start time does not trigger the board.




Table 334: Spectrum API: trigger register settings for trigger on negative edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_NEG	2h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_NEG	2h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the desired trigger level in mV	mV

Re-arm trigger on positive edge

The trigger input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from lower to higher values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the trigger signal from lower values to higher values (rising edge) then the gate starts will be detected and the trigger engine will be disarmed. A new trigger event is only detected if the trigger engine is armed again.

If the programmed trigger level is crossed by the external signal from higher values to lower values (falling edge) the gate stops.

armed armed trigger level re-arm level

The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.


Table 335: Spectrum API: trigger register settings for re-arm trigger on positive edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_POS SPC_TM_REARM	01000001h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the desired trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Defines the re-arm level in mV	mV

Re-arm trigger on negative edge

The trigger input is continuously sampled with the selected sample rate. If the programmed re-arm level is crossed from higher to lower values, the trigger engine is armed and waiting for trigger. If the programmed trigger level is crossed by the trigger signal from higher values to lower values (falling edge) then the gate starts and the trigger engine will be disarmed. A new trigger event is only detected, if the trigger engine is armed again.

If the programmed trigger level is crossed by the external signal from lower values to higher values (rising edge) the gate stops.



The re-arm trigger modes can be used to prevent the board from triggering on wrong edges in noisy signals.

Table 336: Spectrum API: trigger register settings for re-arm trigger on negative edge

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_NEG SPC_TM_REARM	0100002h
SPC_TRIG_EXTO_LEVELO	42320	read/write	Defines the re-arm level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the desired trigger level in mV	mV

Window trigger for entering signals

The trigger input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal enters the window from the outside to the inside, the gate will start. When the signal leaves the window from the inside to the outside, the gate will stop.

As this mode is purely edge-triggered, the signal outside the window at the cards start time does not trigger the board.




Table 337: Spectrum API: trigger register settings for window trigger on entering signals

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_WINENTER	0000020h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the lower trigger level in mV	mV

Window trigger for leaving signals

The trigger input is continuously sampled with the selected sample rate. The upper and the lower level define a window. Every time the signal leaves the window from the inside, a trigger event will be detected.

When the signal leaves the window from the inside to the outside, the gate will start. When the signal enters the window from the outside to the inside, the gate will stop.

As this mode is purely edge-triggered, the signal within the window at the cards start time does not trigger the board.




Table 338: Spectrum API: trigger register settings for window trigger on leaving signals

Register	Value	Direction	set to	Value
SPC_TRIG_EXT0_MODE	40510	read/write	SPC_TM_WINLEAVE	00000040h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the lower trigger level in mV	mV

High level trigger

The external input is continuously sampled with the selected sample rate. If the signal is equal or higher than the programmed trigger level the gate starts.

When the signal is lower than the programmed trigger level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.




Table 339: Spectrum API: trigger register settings for high-level trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_HIGH	0000008h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_HIGH	0000008h
SPC_TRIG_EXTO_LEVELO	42320	read/write	Set it to the upper trigger level in mV	mV

Low level trigger

The external input is continuously sampled with the selected sample rate. If the signal is equal or lower than the programmed trigger level the gate starts.

When the signal is higher than the programmed trigger level the gate will stop.

As this mode is level-triggered, the high level at the cards start time does trigger the board.




Table 340: Spectrum API: trigger register settings for low-level trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_LOW	00000010h
SPC_TRIG_EXT1_MODE	40511	read/write	SPC_TM_LOW	00000010h
SPC_TRIG_EXTO_LEVELO	42320	read/write	Set it to the upper trigger level in mV	mV

In window trigger

The external input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal enters the window from the outside to the inside, the gate will start.

When the signal leaves the window from the inside to the outside, the gate will stop.

As this mode is level-triggered, the signal inside the window at the cards start time does trigger the board.




Table 341: Spectrum API: trigger register settings for in-window trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXTO_MODE	40510	read/write	SPC_TM_INWIN	0000080h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the lower trigger level in mV	mV

Outside window trigger

The external input is continuously sampled with the selected sample rate. The upper and the lower level define a window.

When the signal leaves the window from the inside to the outside, the gate will start.

When the signal enters the window from the outside to the inside, the gate will stop.

As this mode is level-triggered, the signal outside the window at the cards start time does trigger the board.




Table 342: Spectrum API: trigger register settings for outside-window trigger

Register	Value	Direction	set to	Value
SPC_TRIG_EXT0_MODE	40510	read/write	SPC_TM_OUTSIDEWIN	00000100h
SPC_TRIG_EXTO_LEVEL0	42320	read/write	Set it to the upper trigger level in mV	mV
SPC_TRIG_EXTO_LEVEL1	42330	read/write	Set it to the lower trigger level in mV	mV

Programming examples

The following examples shows how to set up the card for Gated Replay in standard mode for Gated Replay in FIFO mode.

spcm_dwSetParam_i32 (hDrv	<pre>SPC_CARDMODE, SPC_REP_STD_GATE); // Enables Standard Gated Replay</pre>
spcm_dwSetParam_i64 (hDrv	SPC_MEMSIZE, 8192); // Set the total memsize for replay to 8192 samples
	<pre>SPC_TRIG_EXT0_MODE, SPC_TM_POS); // Set triggermode to ext. TTL rising edge SPC_TRIG_ORMASK, SPC_TMASK_EXT0); // and enable it within the trigger OR-mask</pre>

<pre>spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REP_FIFO_GATE);</pre>	// Enables FIFO Gated Replay
<pre>pcm_dwSetParam_i64 (hDrv, SPC_LOOP, 1024);</pre>	// 1024 gates will be replayed
<pre>spcm_dwSetParam_i32 (hDrv, SPC_TRIG_EXT0_MODE, SPC_TM_NEG); spcm_dwSetParam_i32 (hDrv, SPC_TRIG_ORMASK, SPC_TMASK_EXT0);</pre>	

Programming the behavior in pauses and after replay

Usually the used outputs of the analog generation boards are set to zero level after replay. This is in most cases adequate. In some cases it can be necessary to hold the last sample, to output the maximum positive level or maximum negative level after replay. The stoplevel will stay on the defined level until the next output has been made. With the following registers you can define the behavior after replay:

Table 343: Spectrum API: stop level	register a	and register	settings
-------------------------------------	------------	--------------	----------

Registe	r	Value	Direction	Description	
SPC_CH	IO_STOPLEVEL	206020	read/write	Defines the behavior after replay for channel 0	
SPC_CH	11_STOPLEVEL	206021	read/write	Defines the behavior after replay for channel 1	
SPC_CH	12_STOPLEVEL	206022	read/write	Defines the behavior after replay for channel 2	
SPC_CH	13_STOPLEVEL	206023	read/write	Defines the behavior after replay for channel 3	
	SPCM_STOPLVL_ZERO	16	Defines the analog output to enter zero level (D/A converter is fed with digital zero value). When synchronous digital bits are replayed, these will be set to LOW state during pause.		
	SPCM_STOPLVL_LOW	2	Defines the analog output to enter maximum negative level (D/A converter is fed with most negative level). When synchronous digital bits are replayed, these will be set to LOW state during pause.		
	SPCM_STOPLVL_HIGH	4	Defines the analog output to enter maximum positive level (D/A converter is fed with most positive level). When synchronous digital bits are replayed, these will be set to HIGH state during pause.		
	SPCM_STOPLVL_HOLDLAST	8	Holds the last replayed sample on the analog output. When synchronous digital bits are replayed, their last state wir also be hold.		
	SPCM_STOPLVL_CUSTOM	32	Allows to define a 16bit wide custom level per channel for the analog output to enter in pauses. The sample format exactly the same as during replay, as described in the "sample format" section. When synchronous digital bits are replayed along, the custom level must include these as well and therefore allows set a custom level for each multi-purpose line separately.		

When using SPCM_STOPLVL_CUSTOM, the sample value for the pauses must be defined via the following registers:

Table 344: Spectrum API: custom stop level registers

Register	Value	Direction	Description
SPC_CH0_CUSTOM_STOP	206050	read/write	Defines the custom stop level for channel 0 when using SPCM_STOPLVL_CUSTOM.
SPC_CH1_CUSTOM_STOP	206051	read/write	Defines the custom stop level for channel 1 when using SPCM_STOPLVL_CUSTOM.
SPC_CH2_CUSTOM_STOP	206052	read/write	Defines the custom stop level for channel 2 when using SPCM_STOPLVL_CUSTOM.
SPC_CH3_CUSTOM_STOP	206053	read/write	Defines the custom stop level for channel 3 when using SPCM_STOPLVL_CUSTOM.

All outputs that are not activated for replay, will keep the programmed stoplevel also while the replay is in progress.

Example showing how to set a custom stoplevel for channel O:

// enable the use of custom stop level and use raw value 10487 as stop value spcm_dwSetParam_i32 (stCard.hDrv, SPC_CH0_STOPLEVEL, SPCM_STOPLVL_CUSTOM); spcm_dwSetParam_i32 (stCard.hDrv, SPC_CH0_CUSTOM_STOP, 10487);

Sequence Replay Mode

The sequence replay mode is a special firmware mode that allows to program an output sequence by defining one or more sequences each associated with a certain memory pattern. Therefore the user is provided with two different memories, one for the sequence steps and one for the data patterns. The separated sequence memory can hold different sequence steps (the actual number depends on the hardware and can be found in the technical data section). Each step itself contains information about how often it should be repeated in a loop, which step will be next and on what condition the change will happen. To define the pattern for the steps, the on-board memory is split up into several segments of different length. The switch over from one segment to the other is seamless, without any missing samples or spikes. The powerful sequence mode option adds a huge variety of different application areas to Spectrum's generator cards.

Theory of operation

Define segments in data memory

The complete installed on-board memory of the card is divided into a user definable number of segments. Each segment space has the same length limiting the maximum length of one data segment to [Installed Memory] / [Number of Segments]. Each data segment can be filled by the user with patterns of different lengths or can even be left completely empty if unused:

In our example we see the complete installed card memory is being split into 8 segments and 6 of these segments are actually filled with data sequences of different length afterwards (indicated in red). Two of these segments are not needed for the assumed sequence and therefore left empty as an example. Due to the fact that each sequence step can be associated with any of the data seg-




Image 118: Sequence Mode: Segment definition in card memory

ments, it is also possible to use one data segment in multiple steps or to just once upload the data for multiple sequences, and just change the order of the sequence.

Each data segment is filled with data for all active channels in a multiplexed way. Please check the chapter "data organization" for details of how to organize the data inside each segment.

Define steps in sequence memory

The sequence memory defines a number of data loop steps that are executed step by step either linear or interrupted by waiting for trigger event. The first step that is entered after a card start is separately defined by software. When being entered, each step first repeats the associated data segment the number times defined by its loop parameter. Afterwards the sequencer will either automatically proceed either unconditionally or check for a trigger event as a condition to change over to the next step, which is defined by the steps next parameter. This next segment can be the same segment again performing an endless loop or the beginning of the sequence to repeat the sequence until being stopped by the user. Additionally a step can also be defined to be the last step in a sequence such that the card is stopped afterwards.




Image 119: Sequence mode: steps and step looping

In our example 4 steps have been defined. Three of them (Step #1, Step #3, Step #4) perform an endless loop that will be repeated continuously. The output of the card will then be 10 times data segment #2, 100 times data segment #4, 1 time data segment #7 and then starting over with 10 times data segment #2 and so on...

In this first simple example the sequence consisting of the three steps is once defined prior to the card start and not changed during runtime, therefore the shown Step #2 is not used here. There will be an extra passage later, that shows how the sequence memory can be updated or modified even during runtime, whilst the replay is in progress.

Programming

Programming of the sequence mode is done using the known driver interface with the addition of a few new registers.

Gathering information

If the sequence mode is installed on the card, the different details and limits of the sequence programming can be read out:

Table 345: Spectrum API: sequence mode registers and register settings

Register				
SPC_PCIFEATURES	2120	read only	PCI feature register. Holds the installed features and options as a bit field. The return value must be masked out with one of the masks below to get information about one certain feature.	
SPCM_FEAT_SEQUENCE	1000h	Replay sequence mode available (only available for arbitrary generator and digital I/O cards).		
Register				
SPC_SEQMODE_AVAILMAXSEGMENT	349900	read only	Returns the maximum number of segments the memory can be divided into. Please note that only dividers with a power of 2 are possible return values.	
SPC_SEQMODE_AVAILMAXSTEPS	349901	read only	Returns the maximum number of sequence steps that can be used on this card.	
SPC_SEQMODE_AVAILMAXSTEPS SPC_SEQMODE_AVAILMAXLOOP	349901 349902	read only read only	Returns the maximum number of sequence steps that can be used on this card. Returns the maximum number of loops that can be programmed for a step.	

SPCSEQ_ENDLOOPONTRIG	40000000h	The step runs endless until a trigger is received. If no trigger has been detected, the step will enter itself again, count- ing down its own loops and check for a trigger again. For a minimum reaction time on an external trigger event it is good practice to set the loop parameter to 1 in the step checking for the trigger.
SPCSEQ_END	80000000h	This sequence step is the end of the sequence. The card is stopped at the end of this segment after the loop counter has reached his end.

Setting up the registers

Define the card mode

To enable the sequencer the card mode needs to be set appropriately first:

Table 346: Spectrum API: card mode register with Sequence Mode setup

Register				
SPC_CAR	RDMODE	9500	read/write	Defines the used operating mode.
	SPC_REP_STD_SEQUENCE	40000h	Data generation from on-board memory, by splitting the memory into several segments and replaying the data using a programmable order coming from a special sequence memory.	

Prepare the data memory

Setting up the segmentation of the on-board data memory is done by using the following registers:

Table 347: Spectrum API: sequence mode registers for segment handling

Register			
SPC_SEQMODE_MAXSEGMENTS	349910	read/write	Programs the number of segments the on-board memory should be divided into. If changing the num- ber of segments all information that has been stored before is lost and all sequence data and all sequence setup has to be written again. Only a power of two is allowed, but not all of the segments must be actually used in the sequence. If reading this register the number of segments the memory is currently divided into is returned.
SPC_SEQMODE_WRITESEGMENT	349920	read/write	Defines the current segment to be addressed by the user. Must be programmed prior to changing any segment parameters.
SPC_SEQMODE_SEGMENTSIZE	349940	read/write	Defines the number of valid/to be replayed samples for the current selected memory segment in samples per channel.

Each data segment is filled with data for all active channels in a multiplexed way. Please check the chapter "data organization" for details of how to organize the data inside each segment.

Due to the internal organization of the card memory there is a certain minimum, maximum and stepsize when setting the segmentsize for the sequence memory. The following table gives you an overview of all limits. The table shows all values in relation to the installed memory size in samples. If more memory is installed the maximum memory size figures will increase according to the complete installed memory:

For analog waveform generator (D/A) cards

Activated Channels		For cards with 16 bit converter resolution Pattern size for register SPC SEQMODE SEGMENTSIZE	
Channels	Min	Max	Step
1 channel	384	(Mem/1) / SPC_SEQMODE_MAXSEGMENTS)	32
2 channels	192	(Mem/2) / SPC_SEQMODE_MAXSEGMENTS)	32
4 channels	96	(Mem/4) / SPC_SEQMODE_MAXSEGMENTS)	32

Definition of the transfer buffer

The data transfer itself is done using the standard data transfer commands, with the exception that the buffer type and the direction is fixed in combination with the sequence mode. The definition of the buffer is done with the spcm_dwDefTransfer function as explained in an earlier chapter.

uint32 stdcall	spcm dwDefTransfer	i64	4 (// Defines the transfer buffer by using 64 bit unsigned integer values
drv_handle	hDevice,	-//	handle to an already opened device
uint32	dwBufType,	11	fixed SPCM_BUF_DATA (segment memory is always in on-board memory)
uint32	dwDirection,	11	fixed SPCM_DIR_PCTOCARD (only available for replay cards)
uint32	dwNotifySize,	11	number of bytes after which an event is sent (0=end of transfer)
void*	pvDataBuffer,	11	pointer to the data buffer
uint64	qwBrdOffs,	11	offset for transfer in relation to the currently selected segment
uint64	<pre>qwTransferLen);</pre>	11	buffer length for the currently selected segment

The programming examples further below will show the setup and also some examples of data transfer.

Set up the sequence memory

Sequence steps are programmed using a dedicated register for each step. Please note that the register has to be written with 64 bit of data to cover all settings. It is possible to either use raw 64 bit access or multiplexed 64 bit access (2 times 32 bit data). The masks mentioned in the table below are 32 bit masks only, so that they can be used for 64 bit and 32 bit accesses.

Table 348: Spectrum API: sequence mode step registers and register setup

Regist	er	Value	Direction	Description				
SPC_SE	PC_SEQMODE_STEPMEM0 34000		read/write	First address (sequence step 0) of the 64 bit organized sequence memory.				
SPC_SE	C_SEQMODE_STEPMEM0 + 4095 34409		read/write	Writes the sequence step 4095, as an example. The maximum number of steps should be read out by using the SPC_SEQMODE_AVAILMAXSTEPS register as described above.				
	Lower 32 bit:							
	SPCSEQ_SEGMENTMASK	0000FFFFh	Associates the	e current sequence step with one of the memory segments.				
	SPCSEQ_NEXTSTEPMASK	FFFF0000h	Defines the next step in the sequence.					
	Upper 32 bit:	-						
	SPCSEQ_LOOPMASK 000FFFFh		Defines how often the memory segment associated with the current step will be repeated before the next ste condition will be evaluated.					
	SPCSEQ_ENDLOOPALWAYS	Oh	Unconditionally change to the next step, if defined loops for the current segment have been re					
	SPCSEQ_ENDLOOPONTRIG	40000000h	00h Feature flag that marks the step to conditionally change to the next step on a trigger condition. of a trigger event is repeatedly checked each time the defined loops for the current segment hav replayed. A temporary valid trigger condition will be stored until evaluation at the end of the ste					
	SPCSEQ_END	80000000h		Feature flag that marks the current step to be the last in the sequence. The card is stopped at the end of this seq ment after the loop counter has reached his end.				

The start step register allows to define which of the set up steps is used first after card start. Therefore is possible to upload multiple sequences prior to the start and switch between these sequences by using a simple command, setting a different starting point:

Table 349: Spectrum API: sequence mode start register

Register	Value	Direction	Description
SPC_SEQMODE_STARTSTEP	349930	read/write	Defines which of all defined steps in the sequence memory will be used first directly after the card start.

Read out the currently replayed sequence step

In case one wants to change the sequence on the fly or one needs to know which part of the sequence is currently replayed. It is possible to read out the number of the sequence step that is currently at the output connector of the card. This could be extremely useful if external equipment has to be changed after a dedicated sequence has been replayed or if the AWG is changing between different patterns in automatic test environment.

Table 350: Spectrum API: sequence mode segment status register

Register	Value	Direction	Description
SPC_SEQMODE_STATUS	349950	read	Number of the sequence step that is currently replayed.

Due to the internal structure of the sequencer, the delay between a trigger event and the change in the sequence, when using the SPCSEQ_ENDLOOPONTRIG feature, is not a fixed value but rather varies with the current fill-size of the Output FIFO. Please see "Output latency" section in this manual for the size of the

Output FIFO on your card and take half the value given there as the max. value when using the Sequence mode. In Sequence mode only half the value is involved, since in this mode only the FIFO between the on-board memory and the DAC is relevant and the FIFO between the PCIe receiver and the on-board memory not in use in Sequence mode.

Changing sequences or step parameters during runtime

Due to the strict separation of the two memory areas it is also possible to change the sequence memory during runtime. If we look again on the example sequence below, we can see that there is an unused step #2:




Image 120: sequence mode changing sequence on-the-fly

In our example 3 steps have been defined, prior to the card start, and these at first are not changed. Additionally Step#2 is set up to repeat itself, but due to the defined start step it is normally not used. Due to the nature of the sequence memory (read-before-write) it is possible to write to any step register in the sequence memory during runtime without corrupting the sequence memory. By addressing a certain step and changing for example its next parameter, it is possible switch between two sequences by software. Because the user does not know what sequence is currently replayed, one cannot leave the "current" step but instead has to address one certain step and therefore defines an exit/change state.

Assuming in the example above, that we change the next parameter of Step#4 from Next=1 to Next=2, the infinitely executed 3-step sequence that is used as default after card start will be left the next time that the replay finishes the last sample of the pattern associated with Step#4 (which in this case is Segment#7), will then jump to step #2 and seamlessly continue replaying with the first sample off the associated segment #3. As step #2 links back to itself it will generate data segment #3 in an endless loop until being either stopped by a software command or another change in the sequence is applied.

Any of the three step parameters "Next", "Segment" and "Loop" of any step in the sequence memory can be changed during runtime, without corruption the sequence memory. However once a step is entered, it will first execute the current parameters such as replay the associated pattern and repeating it the programmed number of times.

Changing data patterns during runtime

In addition to the possible runtime changes within the sequence memory as described above, it is also possible to change the parts of the pattern memory.



However since the data memory's nature is not "read-before-write", the user must take care not to change the content of the memory segments, which are used within the currently active sequence.

Changing the data pattern can be useful in applications, where the data for the next test needs to be updated based on results from the currently running test. Remember to update the sequence step entries if the segment length has changed, so that the driver can automatically re-calculate the internal start-addresses of the segments.

Synchronization



Please note that the sequence mode is NOT fully synchronized using the star-hub. This also relates to generatorNETBOX products with an internal star-hub.

Using sequence mode together with star-hub, it is still possible to

- synchronize the clock
- synchronize the start of the cards

However, with star-hub synchronization, it is NOT possible to

- synchronize any changes inside the step memory
- synchronize software commands that change the step memory order
- synchronize a trigger that ends a steps loop

The above mentioned restrictions are also valid with any other setup of synchronization apart from star-hub, be it via external clock or internal SH-direct clock.

Programming example

The following example shows a very simple sequence as an example. Only two segments are used, the first is replayed 10 times and then unconditionally left and replay switches over to the second segment. This segment is repeated until a trigger event is detected by the card. After the trigger has been detected the sequence starts over again ... until the card is stopped.

```
// Setup of channel enable, output conditioning as well as trigger setup not shown for simplicity
#define MAX SEGMENTS
                                         2 // only 2 segments used here for simplicity
int32 lBytesPerSample;
// Read out used bytes per sample
spcm dwGetParam i32 (hDrv, SPC MIINST BYTESPERSAMPLE, &lBytesPerSample);
// Setting up the card mode
spcm_dwSetParam_i32 (hDrv, SPC_CARDMODE, SPC_REP_STD_SEQUENCE); // enable sequence mode
spcm_dwSetParam_i32 (hDrv, SPC_SEQMODE_MAXSEGMENTS, 2); // Divide on-board mem in two parts
spcm_dwSetParam_i32 (hDrv, SPC_SEQMODE_STARTSTEP, 0); // Step#0 is the first step after ca
                                                                                      0); // Step#0 is the first step after card start
// Setting up the data memory and transfer data
spcm_dwSetParam_i32 (hDrv, SPC_SEQMODE_WRITESEGMENT, 0); // set current configuration switch to segment 0
spcm_dwSetParam_i32 (hDrv, SPC_SEQMODE_SEGMENTSIZE, 1024); // define size of current segment 0
// it is assumed, that the Buffer memory has been allocated and is already filled with valid data
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_PCTOCARD, 0, pData, 0, 1024 * lBytesPerSample);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
// Setting up the data memory and transfer data
spcm_dwSetParam_i32 (hDrv, SPC_SEQMODE_WRITESEGMENT, 1); // set current configuration switch to segment 1
spcm_dwSetParam_i32 (hDrv, SPC_SEQMODE_SEGMENTSIZE, 512); // define size of current segment 1
\prime\prime it is assumed, that the Buffer memory has been allocated and is already filled with valid data
spcm_dwDefTransfer_i64 (hDrv, SPCM_BUF_DATA, SPCM_DIR_PCTOCARD, 0, pData, 0, 512 * lBytesPerSample);
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_DATA_STARTDMA | M2CMD_DATA_WAITDMA);
// Setting up the sequence memory (Only two steps used here as an example)
                                                            // current step is Step#0
// associated with data memory segment 0
                        U;
0;
int32 lStep =
                            Ō;
int64 llSegment =
int64 llLoop = 10;
int64 llNext = 1;
                                                             // Pattern will be repeated 10 times
                                                             // Next step is Step#1
int64 llCondition = SPCSEQ_ENDLOOPALWAYS; // Unconditionally leave current step
   combine all the parameters to one int64 bit value
                         (llCondition << 32) | (llLoop << 32) | (llNext << 16) | (llSegment);
int64 llValue =
spcm_dwSetParam_i64 (hDrv, SPC_SEQMODE_STEPMEM0 + 1Step, 11Value);
lStep =
                                                    // current step is Step#1
                    1:
11Segment = 1;
11Loop = 1;
11Next = 0;
                                                   // associated with data memory segment 1
// Pattern will be repeated once before condition is checked
                                                    // Next step is Step#0
11Condition = SPCSEQ ENDLOOPONTRIG; // Repeat current step until a trigger has occurred
11Value = (llCondition << 32) | (llLoop << 32) | (llNext << 16) | (llSegment);
spcm_dwSetParam_i64 (hDrv, SPC_SEQMODE_STEPMEM0 + lStep, llValue);
// Start the card
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD_CARD_START | M2CMD_CARD_ENABLETRIGGER);
// \ldots wait here or do something else \ldots
// Stop the card
spcm_dwSetParam_i32 (hDrv, SPC_M2CMD, M2CMD CARD STOP);
```

Common Section

The chapters in this section deal with all the common settings related to both the digitizer and the generator portion of the hybridNETBOX device.

All settings related specifically to the digitizer portion are listed separately in the "Digitizer section" chapters within this manual.

All settings related specifically to the generator portion are listed separately in the "Generator section" chapters within this manual.

Pulse Generator (Firmware Option)

General Information

The pulse generator module provides a versatile timing synchronization interface between the acquisition/replay functionality of the card and external equipment.

The module consists of four pulse generators, where each generator allows for (in)dependent generation of individual pulses, pulse trains or a continuous stream of pulses that can be output on a Multi-Purpose I/O Line, greatly enhancing the versatility of the XIO lines.

The versatile trigger capabilities allow for external or internal triggering. Moreover, the pulse generators can trigger each other, hence allowing for cascading of up to four pulse repetition time scales.

The outputs of the pulse generators are intrinsically synchronized to the card acquisition/replay functionality and its sampling clock, hence allowing for reproducible enabling or switching of external signals (e.g., for signal actuating). Other use cases might be pulse broadening, pulse delaying, or just pulse generation.




Image 121: overview block diagram of multi-purpose I/O lines and pulse generators

The generation of the pulse trains and timing signals is performed inside the FPGA of the card and is working in parallel to any other functionality of the card (such as data acquisition or replay), and hence not reducing the performance.

Feature Overview

- Four pulse generators are available
- Single-shot, multiple repetitions or continuous/infinite repetition of pulses
- Individual control of pulse length/duty cycle
- External or internal triggering/starting individually for each pulse generator
- Individual trigger delay per pulse generator allowing for phase shifting
- Internal cascading of pulse generators possible allowing up to four repetition time scales.

The "standard" modes of the multi purpose I/O lines are still available, as described in the "Multi Purpose I/O Lines" section. This chapter focuses on the additional functionality, available with the pulse generator firmware option installed.

The multi purpose I/O lines are available on the front plate and labelled with X0 (line 0), X1 (line 1), and X2 (line 2). As default these lines are switched off.



As default (power-on and after reset command) the I/O capable lines are switched off and hence are not actively driven. Hence the on-board 10k Ohm pull-up resistors are pulling these lines to logic HIGH. If a logic LOW is required, external lower-value (1k Ohm) pull-down resistors might be used.



Please be careful when programming these lines as an output whilst maybe still being connected with an external signal source, as that may damage components either on the external equipment or on the card itself.

Principle of Operation




Image 122: overview block diagram of the pulse generator

All of the four available pulse generator units are identical in their feature set and individually programmable.

As shown above, each unit consists of:

- A dedicated trigger setup consisting of two multiplexers MUX1 and MUX2 combining various signals
- A programmable inverter on the output of each multiplexer
- A static logic AND gate combining the outputs of both multiplexers to form a trigger/gate for the pulse generating unit
- The pulse generating unit itself with its trigger signal driven by the AND gate
- A final programmable output inverter

The pulse generator unit is clocked with an FPGA internal clock, which is a divided version derived from the acquisition or generation sampling rate. Since the division ratio is depending on the used card type, the number of active channels and the sampling rate, an dedicated read only register allows to read out the frequency value by the following register:

Table 351: Spectrum API: pulse generator clock frequency read register

Register	Value	Direction	Description
SPC_XIO_PULSEGEN_CLOCK	602000	read	Returns the clock driving the pulse generator in Hz.

The following short excerpt shows which parameters need to be defined first and how to read out the clock rate at which the pulse generator units then are clocked:

```
// first set up the parameters, that influence the pulse generator's clock rate
spcm_dwSetParam_i32 (hCard, SPC_CHENABLE, CHANNEL0); // channel enable
spcm_dwSetParam_i64 (hCard, SPC_SAMPLERATE, MEGA(1)); // desired acquisition/generation sampling rate
...
// afterwards read out the divided clock rate, clocking the pulse generator units
int64 llPulseGenClock_Hz = 0;
spcm_dwGetParam_i64 (hCard, SPC_XIO_PULSEGEN_CLOCK, &llPulseGenClock_Hz);
```

See the end of this chapter for a more complete example setup of a pulse generator unit.

Changing the card settings while pulse generators are active will cause a stop and restart of the pulse generators automatically issued by the driver to the pulse generators.

Setting up the Pulse Generator

Enabling, disabling and resetting a pulse generator

Each pulse generator unit can be enabled and disabled separately:

Regis	ter	Value	Direction	Description	
SPC_X	IO_PULSEGEN_ENABLE	601500	read/write	Bitmask to enable any combination of the four different pulse generators.	
	SPCM_PULSEGEN_ENABLE0	1h	Enable pulse generator 0. When disabled, the output (prior to the output inverter) is set to logic LOW.		
	SPCM_PULSEGEN_ENABLE1	2h	Enable pulse generator 1. When disabled, the output (prior to the output inverter) is set to logic LOW.		
	SPCM_PULSEGEN_ENABLE2	4h	Enable pulse generator 2. When disabled, the output (prior to the output inverter) is set to logic LOW.		
	SPCM_PULSEGEN_ENABLE3	8h	Enable pulse g	Enable pulse generator 3. When disabled, the output (prior to the output inverter) is set to logic LOW.	

Disabling a unit will act as a reset dedicated to this single unit. A disabled pulse generator will output a logic LOW prior to the programmable output inverter, hence with an active output inverter the final output of a disabled pulse generator will be logically HIGH.

Defining the basic pulse parameters

The two basic properties for generating a (repetitive) pulsed output is to define the length (or period) and define how much of the waveform should the output be HIGH:




Image 123: timing diagram illustrating the basic pulse parameters

The pulse generator will upon start (trigger) first set the output HIGH for the programmed amount of time. Afterwards it will set the waveform LOW for the remaining time until the programmed length (period) has been reached. As a result, the number of clock cycles during which the output is LOW calculates to: LOW = LEN - HIGH. In the example above with LEN = 7 and HIGH = 4, the signal will be LOW for the remaining 3 clock cycles.

The following table shows the registers required to set the total length of the pulse to be generated. The length is defined in clock cycles:

Value Direction Description Register SPC_XIO_PULSEGEN_AVAILLEN_MIN 602001 read Returns the minimum length (period) of the pulse generator's output pulses in clock cycles SPC XIO PULSEGEN AVAILLEN MAX 602002 read Returns the maximum length (period) of the pulse generator's output pulses in clock cycles. SPC_XIO_PULSEGEN_AVAILLEN_STEP 602003 Returns the step size the pulse generator's output pulses in clock cycles. read SPC_XIO_PULSEGEN0_LEN 601001 read/write Define the length of the pulse period generated by pulse generator 0 in clock cycles. SPC_XIO_PULSEGEN1_LEN 601101 read/write Define the length of the pulse period generated by pulse generator 1 in clock cycles. SPC_XIO_PULSEGEN2_LEN 601201 Define the length of the pulse period generated by pulse generator 2 in clock cycles. read/write SPC_XIO_PULSEGEN3_LEN 601301 Define the length of the pulse period generated by pulse generator 3 in clock cycles. read/write

Table 353: Spectrum API: pulse generator length/period register

The second parameter that needs to be defined is the amount of clock pulses that force the output to a logic HIGH. The following table shows the registers required to set the total length of the pulse to be generated:

Table 354: Spectrum API: pulse generator HIGH time registers

Register	Value	Direction	Description
SPC_XIO_PULSEGEN_AVAILHIGH_MIN	602004	read	Returns the minimum HIGH time of the pulse generator's output pulses in clock cycles.
SPC_XIO_PULSEGEN_AVAILHIGH_MAX	602005	read	Returns the maximum HIGH time of the pulse generator's output pulses in clock cycles.
SPC_XIO_PULSEGEN_AVAILHIGH_STEP	602006	read	Returns the step size the pulse generator's HIGH time in clock cycles.
SPC_XIO_PULSEGEN0_HIGH	601002	read/write	Define the HIGH time for the pulse generated by pulse generator 0 in clock cycles.
SPC_XIO_PULSEGEN1_HIGH	601102	read/write	Define the HIGH time for the pulse generated by pulse generator 1 in clock cycles.
SPC_XIO_PULSEGEN2_HIGH	601202	read/write	Define the HIGH time for the pulse generated by pulse generator 2 in clock cycles.
SPC_XIO_PULSEGEN3_HIGH	601302	read/write	Define the HIGH time for the pulse generated by pulse generator 3 in clock cycles.

These two settings alone allow for the creation of periodic signals with the freely programmable duty cycle. Setting the HIGH time to half the LEN will result is a clock-like signal with half the time being HIGH and half the time being LOW, hence having a 50% duty-cycle signal.

Since the output of the pulse generator can only change with every edge of its clock input, the speed of this clock ultimately defines the granularity at which the pulses can be configured. The lower the period of the generated pulse signal the finer this granularity becomes with regards to the output signal frequency.

For example, when creating an output with the maximum output frequency of Clk/2 (with LEN = 2 and HIGH = 1), the only possible remaining configuration is a duty-cycle of 50%. And with a output at frequency with Clk/3 (with LEN=3 and HIGH either 1 or 2) the duty-cycle is either 33% or 66%, but cannot be 50%.

In addition to defining the length/period of a single pulse, one can also define how often a pulse should be replayed repeatedly. The choice can be made between repeating the pulses infinitely (until being explicitly stopped) or to pre-define a number of repetitions:

Table 355: Spectrum API: pulse generator	loops/pulse repetition registers
--	----------------------------------

Register	Value	Direction	Description
SPC_XIO_PULSEGEN_AVAILLOOPS_MIN	602010	read	Returns the minimum number of times, the output of a pulse generator can be repeated.
SPC_XIO_PULSEGEN_AVAILLOOPS_MAX	602011	read	Returns the maximum number of times, the output of a pulse generator can be repeated.
SPC_XIO_PULSEGEN_AVAILLOOPS_STEP	602012	read	Returns the step size when defining the repetition of pulse generator's output.
SPC_XIO_PULSEGEN0_LOOPS	601004	read/write	Define the number of repetitions of the output period when triggered for pulse generator 0.
SPC_XIO_PULSEGEN1_LOOPS	601104	read/write	Define the number of repetitions of the output period when triggered for pulse generator 1.
SPC_XIO_PULSEGEN2_LOOPS	601204	read/write	Define the number of repetitions of the output period when triggered for pulse generator 2.
SPC_XIO_PULSEGEN3_LOOPS	601304	read/write	Define the number of repetitions of the output period when triggered for pulse generator 3.
0		Upon a trigge	er event the output of the pulse generator will run infinitely until being disabled or reset.
1 [4G - 2]		Upon a trigge	er event the output period will replayed the defined number of times.

Delaying (phase shifting) the Outputs

As mentioned above the pulse generator will always start with the first portion of the period to be HIGH and then will set the output LOW for the remaining number of cycles within the chosen length.

When using the delay, it is possible to delay the initial HIGH portion of the pulse generator(s) by a defined amount of clock cycles. This in combination with a common starting point (start/trigger) allows for the generation of phase shifted signals as shown below for two of the pulse generators. Both are set up with identical LEN and HIGH parameters, but the additional delay for pulse generator 0 (PGen0) is kept at the default of zero clock cycles, whilst PGen1 is delayed by 5 clock cycles:




Image 124: timing diagram illustrating delaying a pulse generator output

The amount of additional delay can be set individually for each pulse generator, by using the following registers:

Table 356: Spectrum API: pulse generator delay/phase shift registers

Register	Value	Direction	Description
SPC_XIO_PULSEGEN_AVAILDELAY_MIN	602007	read	Returns the minimum delay of the pulse generator's output in clock cycles.
SPC_XIO_PULSEGEN_AVAILDELAY_MAX	602008	read	Returns the maximum delay of the pulse generator's output in clock cycles.
SPC_XIO_PULSEGEN_AVAILDELAY_STEP	602009	read	Returns the step size of the pulse generator's output delay in clock cycles.
SPC_XIO_PULSEGEN0_DELAY	601003	read/write	Define how much the output of pulse generator 0 is delayed after trigger in clock cycles.
SPC_XIO_PULSEGEN1_DELAY	601103	read/write	Define how much the output of pulse generator 1 is delayed after trigger in clock cycles.
SPC_XIO_PULSEGEN2_DELAY	601203	read/write	Define how much the output of pulse generator 2 is delayed after trigger in clock cycles.
SPC_XIO_PULSEGEN3_DELAY	601303	read/write	Define how much the output of pulse generator 3 is delayed after trigger in clock cycles.

Defining the trigger behavior

Each pulse generator can be set up to react on its trigger input in three different ways, depending on the application's need:

Table 357: Spectrum API: pulse generator mode registers with their available settings


Register	Value	Direction Description			
SPC_XIO_PULSEGEN0_MODE	601000	read/write	Defines the behavior of pulse generator 0 on how to react on its trigger event.		
SPC_XIO_PULSEGEN1_MODE	601100	read/write	Defines the behavior of pulse generator 1 on how to react on its trigger event.		
SPC_XIO_PULSEGEN2_MODE	601200	read/write Defines the behavior of pulse generator 2 on how to react on its trigger event.			
SPC_XIO_PULSEGEN3_MODE	601300	read/write Defines the behavior of pulse generator 3 on how to react on its trigger event.			
SPCM_PULSEGEN_MODE_GATED	1	Pulse generator will start if the trigger condition or "gate" is met and will stop, if either the gate becomes inactive or the defined number of LOOPS have been generated. Will reset its loop counter, when the gate becomes LOW.			
SPCM_PULSEGEN_MODE_TRIGGERED	2	The pulse generator will start if the trigger condition is met and will replay the defined number of loops before re-arm- ing itself and waiting for another trigger event. Changes in the trigger signal while replaying will be ignored.			
SPCM_PULSEGEN_MODE_SINGLESHOT	3	The pulse gene	The pulse generator will start if the trigger condition is met and will replay the defined number of loops once.		

For simplicity, the waveforms below will show the modes principle, without any additionally programmed delay, and also omitting the intrinsic pipeline delay from the trigger event to the output's reaction.

Continuously triggered output

After enabling the pulse generator, it will detect trigger events. Upon each trigger, the programmed number of pulses are generated, as defined by the LEN, HIGH, DELAY and LOOPS parameters explained above. After finishing the programmed number of triggers, it will automatically arm itself again and wait for the next trigger.

In contrast to the Gated mode (see below), once a trigger has been detected the trigger input is ignored and the pulse train will finish independent from any activity on the trigger input. Only when is has finished the current generation, a new trigger will be detected:



Single Shot triggering

This mode is similar to the triggered mode, but after enabling the pulse generator it will only detect one single trigger. Upon that trigger, the programmed number of pulses are generated, as defined by the LEN, HIGH, DELAY and LOOPS parameters explained above:




Image 126: timing diagram illustrating the pulse generator single-shot triggered output mode

Afterwards the pulse generator will not detect any further triggers, until being reset by re-enabling:

Continuously gated Output

After enabling the pulse generator, it will detect trigger events. Upon each trigger, the programmed number of pulses are generated, as defined by the LEN, HIGH, DELAY and LOOPS parameters explained above and as long as the trigger condition or gate is still valid (HIGH). If the gate ends, this will stop the output and reset all internal counters back to start. So, each time the gate turns HIGH, the sequence (number of pulses as defined by the LEN, HIGH, DELAY and LOOPS) starts again from its beginning:




Image 127: timing diagram illustrating the pulse generator gated output mode

Configuring the pulse generator's trigger source

The various possible signals that can logically be combined to form a trigger event for a pulse generator are split up into two portions each consisting of a multiplexer (MUX).

<u>Multiplexer 1</u>

The first multiplexer, MUX1, selects between two different sources and also allows to be completely unused by utilizing a logical '1' or HIGH level, being transparent to the following AND condition combining the two multiplexers:

Table 358: Spectrum API: pulse generator trigger MUX1 registers with their a	vailable settings
--	-------------------

Regis	iter	Value	Direction	Description
SPC_)	(IO_PULSEGEN0_MUX1_SRC	601005	read/write	Selects the input source for MUX1 for pulse generator 0.
SPC_)	(IO_PULSEGEN1_MUX1_SRC	601105	read/write	Selects the input source for MUX1 for pulse generator 1.
SPC_)	(IO_PULSEGEN2_MUX1_SRC	601205	read/write	Selects the input source for MUX1 for pulse generator 2.
SPC_>	(IO_PULSEGEN3_MUX1_SRC	601305 read/write Selects the input source for MUX1 for pulse generator 3.		Selects the input source for MUX1 for pulse generator 3.
	SPCM_PULSEGEN_MUX1_SRC_UNUSED	0	Inputs of MUX	1 are not used in creating the trigger condition and instead a static logic HIGH is used for MUX1.
	SPCM_PULSEGEN_MUX1_SRC_RUN	1	This input of MUX1 reflects the current run state of the card. If acquisition/output is running the signal is F card has stopped the signal is LOW. The signal is identical to XIO output using SPCM_XMODE_RUNSTATE.	
	SPCM_PULSEGEN_MUX1_SRC_ARM	2	the signal is H been detected	AUX1 reflects the current ARM state of the card. If the card is armed and ready to receive a trigger IGH. If the card isn't running or the card is still acquiring pretrigger data or the trigger has already I. the signal is LOW. dentical to XIO output using SPCM_XMODE_ARMSTATE.

By having the two status lines ARM and RUN available as input, it is either possible to generate pulses depending only on the card's RUN or ARM state (e.g., currently running or currently <u>not</u> running enabling the inverter of MUX1 output) or to mask other trigger conditions from MUX2 to only be passed upon the card's acquisition/replay RUN or ARM state.

Multiplexer 2

The second multiplexer can be transparent and hence unused or allows to select various sources for starting the pulse creation:

- Allowing a start command issued by the application software by issuing a force trigger command
- Any one of the other pulse generator unit outputs to create pulses or pulse trains with up to four repetition time scales
- The card's acquisition or replay trigger output
- An external logic signal coming in from any of the multi-purpose XIO input capable lines

Table 359: Spectrum API: pulse generator trigger MUX2 registers with their available settings

Regist	er	Value	Direction	Description		
SPC_XI	O_PULSEGEN0_MUX2_SRC	601006	read/write	Selects the input source for MUX2 for pulse generator 0.		
SPC_XI	O_PULSEGEN1_MUX2_SRC	601106	read/write	Selects the input source for MUX2 for pulse generator 1.		
SPC_XI	O_PULSEGEN2_MUX2_SRC	601206	read/write	Selects the input source for MUX2 for pulse generator 2.		
SPC_XI	O_PULSEGEN3_MUX2_SRC	601306	read/write	Selects the input source for MUX2 for pulse generator 3.		
	SPCM_PULSEGEN_MUX2_SRC_UNUSED	0		UX2 is used in creating the trigger condition for the pulse generator. A static logic HIGH is ne MUX output is transparent for the following AND gate.		
	SPCM_PULSEGEN_MUX2_SRC_SOFTWARE	1	This input refle	cts the positive edge generated by issuing the SPCM_PULSEGEN_CMD_FORCE command.		
	SPCM_PULSEGEN_MUX2_SRC_CARDTRIGGER	2	This input of MUX2 reflects the trigger detection of the acquisition/replay. The trigger output goes HIGH as soon as the card's main trigger is recognized. After end of acquisition/replay it is LOW again. In Multiple Recording/Gated Sampling/ABA mode it goes LOW after the acquisition of the current segment stops. In FIFO single mode the trigger output is HIGH until FIFO mode is stopped. The signal is identical to what a XIO output is providing when using SPCM_XMODE_TRIGOUT.			
	SPCM_PULSEGEN_MUX2_SRC_PULSEGEN0	3	Input to MUX2 is set to output of pulse generator 0/1/2 or 3.			
	SPCM_PULSEGEN_MUX2_SRC_PULSEGEN1	4		This can be used to cascade pulse generators for creating up to four pulse repetition time scales. Each pulse generator can select to be triggered by any of the other pulse generator's output.		
	SPCM_PULSEGEN_MUX2_SRC_PULSEGEN2	5	Selecting its ov	wn pulse generator's output as a trigger (loopback) is not allowed and will lead to a driver		
	SPCM_PULSEGEN_MUX2_SRC_PULSEGEN3	6	error.			
	SPCM_PULSEGEN_MUX2_SRC_XIO0	7	Input to MUX2 is set to the input signal coming in from multi-purpose line of X0. <u>M2p</u> : Since X0 is an output only, it therefore is not allowed to be used as an input.			
	SPCM_PULSEGEN_MUX2_SRC_XIO1	8	Input to MUX2 is set to the input signal coming in from multi-purpose line of X1.			
	SPCM_PULSEGEN_MUX2_SRC_XIO2	9	Input to MUX2 is set to the input signal coming in from multi-purpose line of X2.			
	SPCM_PULSEGEN_MUX2_SRC_XIO3	10		is set to the input signal coming in from multi-purpose line of X3. ce X3 is not available, it therefore is not allowed to be used as an input.		

The output of the following command register is connected to all pulse generator units in parallel in a synchronous fashion:

Table 360: Spectrum API: pulse generator command register for trigger forcing by software

Regis	ter	Value	Direction Description	
SPC_X	IO_PULSEGEN_COMMAND	601501	write only Executes a command for the pulse generator option.	
	SPCM_PULSEGEN_CMD_FORCE	1h	Generate a single rising edge, that is common for all pulse generator engines. This allows to start/trigger the output of all enabled pulse generators synchronously by issuing a software command.	

This allows to start any number of pulse generators set to MUX2_SRC_SOFTWARE to be started at the same instant even from software, useful when requiring pulses with a known and static phase relation.

Additional triager configuration (changing the active edge or level)



Please note that the Trigger/Gate input to the "Pulse Generation" portion is always HIGH-active. Depending on the selected pulse generator configuration it is triggering on the rising edge or the logic HIGH state. The two programmable inverters at the multiplexer outputs can be used to trigger on the falling edge or a logical LOW instead.

To access the three programmable inverters and to optionally change whether triggering on a rising edge (the trigger signal changing its state from LOW to HIGH) or on the valid level (the trigger being logically HIGH), following registers can be used:

Table 361: Spectrum API: pulse generator additional configuration registers with the available settings

Regis	ter	Value	Direction	Description	
SPC_X	(IO_PULSEGEN0_CONFIG	601007	read/write	Bitmask with additional configuration for pulse generator 0.	
SPC_X	(IO_PULSEGEN1_CONFIG	601107	read/write	Bitmask with additional configuration for pulse generator 1.	
SPC_XIO_PULSEGEN2_CONFIG 601207 read/write Bitmask with additional configuration for pulse generator 2.		Bitmask with additional configuration for pulse generator 2.			
SPC_XIO_PULSEGEN3_CONFIG 601307 r		read/write	Bitmask with additional configuration for pulse generator 3.		
	SPCM_PULSEGEN_CONFIG_MUX1_INVERT	1h	When bit is set, the output of MUX1 is logically inverted.		
	SPCM_PULSEGEN_CONFIG_MUX2_INVERT	2h	When bit is se	et, the output of MUX2 is logically inverted.	
	SPCM_PULSEGEN_CONFIG_INVERT	4h	When bit is set, the output of the pulse generator is logically inverted.		
	SPCM_PULSEGEN_CONFIG_HIGH	8h	As default the pulse generator's trigger input is sensitive only to a rising edge. When using this configura- tion, the input will not look for an active edge, but rather detect a HIGH level. This is similar to the distinc- tion of the card's main trigger modes, when choosing between SPC_TM_POS and SPC_TM_HIGH.		

Since the register is implemented as a bitmask, any combination of the above configuration flags is possible.

// enable the inverters on MUX1 and MUX2 outputs for pulse generator 2
int32 lPulseGenConfig = (SPCM_PULSEGEN_CONFIG_MUX1_INVERT | SPCM_PULSEGEN_CONFIG_MUX2_INVERT);
spcm_dwSetParam_i32 (hCard, SPC_XI0_PULSEGEN2_CONFIG, lPulseGenConfig);

Configuring Multi Purpose lines to output generated pulses

Each of the up to four on-board multi purpose I/O lines can be programmed to output the pulses generated by its corresponding pulse generator unit, making it available for any external devices.

Please check the available modes by reading the SPCM_X0_AVAILMODES, SPCM_X1_AVAILMODES, SPCM_X2_AVAILMODES and SPCM_X3_AVAILMODES register first. The available modes may differ from card to card and may be enhanced with new driver/firmware versions to come.

Register		Value	Direction Description		
SPCM_X0_A	VAILMODES	600300	read	Bitmask with all bits of the below mentioned modes showing the available modes for (XO)	
SPCM_X1_A	VAILMODES	600301	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X1)	
SPCM_X2_A	VAILMODES	600302	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X2)	
SPCM_X3_A	VAILMODES	600303	read	Bitmask with all bits of the below mentioned modes showing the available modes for (X3)	
SPCM_X0_M	IODE	600200	read/write Defines the mode for (X0). Only one mode selection is possible to be set at a time		
SPCM_X1_M	IODE	600201	read/write Defines the mode for (X1). Only one mode selection is possible to be set at a time		
SPCM_X2_M	IODE	600202	read/write Defines the mode for (X2). Only one mode selection is possible to be set at a time		
SPCM_X3_M	IODE	600203	read/write	Defines the mode for (X3). Only one mode selection is possible to be set at a time	
SPC	M_XMODE_DISABLE	0000000h	No mode selec	cted. Output is tristate (default setup)	
			For all other m	odes please see chapter "Multi Purpose I/O Lines".	
SPC	M_XMODE_PULSEGEN	00080000h	A/D and D/A cards only (optional): Connector reflects the output of the same index pulse generator (X1 can output pulses from pulse generator 1, X2 can output pulses from pulse generator 2, etc.). On M4i/M4x cards with three XIO lines (X0, X1, X2) and four pulse generators, pulses from pulse generator 3 can- not be output, but can still be used in cascading configurations to trigger another pulse generator.		

Table 362: Spectrum API: XIO lines and mode software registers with their reduced to the settings required for outputting pulses



Please note that a change to the SPCM_X0_MODE, SPCM_X1_MODE, SPCM_X2_MODE or SPCM_X3_MODE will only be updated with the next call to either the M2CMD_CARD_START or M2CMD_CARD_WRITESETUP register. For further details please see the relating chapter on the M2CMD_CARD registers.

Programming Example

The following example shows in principle, the steps required for generating a single, repetitive pulse with one of the pulse generators and how to output that pulse on the matching multi-purpose I/O line:

// First we set up the channel selection and the clock. // For this example we enable only one channel to be able to use max sampling rate on all card types. spcm_dwSetParam_i32 (hCard, SPC_CHENABLE, CHANNELO); // Read out the max. supported sampling rate ... int64 llMaxSR = 0; spcm_dwGetParam_i64 (hCard, SPC_PCISAMPLERATE, &llMaxSR); // ... and use this as the card's sampling rate
spcm_dwSetParam_i64 (hCard, SPC_SAMPLERATE, llMaxSR); // Read out the clock, at which the pulse generator will run with the above set sampling rate. int64 llPulseGenClock_Hz = 0; spcm_dwGetParam_i64 (hCard, SPC_XIO_PULSEGEN_CLOCK, &llPulseGenClock Hz); // Configure X0 to output signal from corresponding pulse generator 0 spcm_dwSetParam_i32 (hCard, SPCM_X0_MODE, SPCM_XMODE_PULSEGEN); // Setup pulse generator 0 (output on X0) // to generate a continuous signal with 1 MHz and ~50% duty-cycle int32 lLenFor1MHz = static_cast < int32 > (llPulseGenClock_Hz / MEGA(1)); spcm_dwSetParam_i32 (hCard, SPC_XIO_PULSEGEN_MODE, SPCM_PULSEGEN_MODE_TRIGGERED); spcm_dwSetParam_i32 (hCard, SPC_XIO_PULSEGEN0_LEN, lLenFor1MHz); // An integer division by 2 will be truncated if lLenForlMHz is an odd number, // resulting in a slightly shorter HIGH than LOW time. spcm_dwSetParam_i32 (hCard, SPC_XIO_PULSEGEN0_HIGH, llenForlMHz / 2); // Set LOOPS to 0: repeat infinitely
spcm dwSetParam i32 (hCard, SPC XIO PULSEGEN0 LOOPS, 0); // Configure pulse generator to be triggered/started by software force command spcm_dwSetParam_i32 (hCard, SPC_XIO_PULSEGENO_MUX1_SRC, SPCM_PULSEGEN_MUX1_SRC_UNUSED); spcm_dwSetParam_i32 (hCard, SPC_XIO_PULSEGENO_MUX2_SRC, SPCM_PULSEGEN_MUX2_SRC_SOFTWARE); // Enable the selected pulse generator and hence arm its trigger detection spcm_dwSetParam_i32 (hCard, SPC_XIO_PULSEGEN_ENABLE, SPCM_PULSEGEN_ENABLE0); / Write the settings to the card: $\ensuremath{\prime\prime}\xspace$ This will update the clock section to generate the programmed frequencies // (SPC_SAMPLERATE) and also write the pulse generator settings to the card. spcm_dwSetParam_i32 (hCard, SPC_M2CMD, M2CMD_CARD_WRITESETUP); // Start all armed pulse generators (in this case just one) by a software command spcm_dwSetParam_i32 (hCard, SPC_XIO_PULSEGEN_COMMAND, SPCM_PULSEGEN_CMD_FORCE); // Wait until a key is pressed
printf ("\nPress a key to stop the pulse generator(s) ");
cGetch (); // Stop all running pulse generators spcm_dwSetParam_i32(hCard, SPC_XIO_PULSEGEN_ENABLE, 0); spcm_dwSetParam_i32(hCard, SPC_M2CMD, M2CMD_CARD_WRITESETUP);



Spectrum provides a dedicated programming example for the pulse generator feature as part of the standard example package. This example is showing different and more complex configurations than shown above, e.g., cascading of multiple pulse generators for more complex pulse generation time scales.

Option Embedded Server



Image 128: diagram of Embedded Server option The option turns the digitizerNETBOX/generatorNETBOX/hybridNETBOX in a powerful PC that allows to run own programs on a small and remote data acquisition system. The device is enhanced by more memory, a powerful CPU, a freely accessable internal SSD and a remote software development access method.

The digitizerNETBOX/generatorNETBOX/hybridNETBOX can either run connected to LAN or it can run totally independent, storing/replaying data to/from the internal SSD. The original digitizerNET-BOX/generatorNETBOX/hybridNETBOX remote instrument functionality is still 100% available. Running the embedded server option it is possible to pre-calculate results based on the acquired data,

pre-calculate generator data, store acquisitions locally and to transfer just the required data or results parts in a client-server based software structure. A different example for the digitizerNETBOX embedded server is surveillance/logger application which can run totally independent for days and send notification emails only over LAN or offloads stored data as soon as it's connected again.

Access to the embedded server is done through a standard text based Linux shell based on the ssh secure shell.

Accessing the Embedded Server

Access to the Embedded Server is only available if that particular option is installed. As this option is a combination of hardware features and software access a later update with that options needs some factory work. As long as no one uses the embedded server connection and no programs are placed in the autostart folder, the device will behave just like a standard digitizerNETBOX, generatorNETBOX or hybridNETBOXand can be used as a remote LXI device.

SSH Connection

The embedded server is accessed using a standard SSH (secure shell) connection. Please install a SSH client on your working system and connect to the device's IP address (found in the Control Center) using port 22. Any SSH compatible client will do the job.

An example for a Windows based SSH client is PuTTY which shown on the right.

You may enter the login parameters here also and save a session for faster access.

<u>Login</u>

Login is done using a separate user space with some restricted access to the system. A login as root isn't possible due to security and system stability reasons. Please use the following default user settings:

Username embedded Password embedded

After first login you should immediately change the password to a personal one using the command "passwd". Please keep in mind that it is possible to reset the password using the web interface of the digitizerNETBOX/generatorNETBOX/hybridNETBOX. To fully secure access to the device it is necessary to give a password to the web interface setup.

Mounting network folders

Network folders can be mounted and unmounted using the standard Linux mount/unmount command. Please note that you need root rights to do a mounting/unmounting of a network folder. You get root rights for this command by using the "sudo" command which gives you root rights for some dedicated commands.

Mounting a test folder from a Windows server with active directory may look like this:



You may unmount the folder again with:

sudo umount tmp

Access to the /etc/fstab table is not available.



Image 129: SSH client connection to Embedded Server of DN2/DN6

Access to NTP (Network Time Protocol)

You access NTP with (requires firmware version V34 or newer):

```
sudo /usr/sbin/sntp -s de.pool.ntp.org
```

Editors

As a default there are two standard editors installed on the system:

```
• GNU nano
```

• vim

Installing packages

Any matching RPM modules can be installed to the system using root rights and the rpm packet manager:

sudo rpm -ihv mypackage.rpm

Programming

For general information on programming of the internal Spectrum cards please have a look through the complete manual. Programming the cards inside the Embedded Server is 100% similar to programming of the cards of any other host system.

Accessing the cards

Depending on the type of digitizerNETBOX/generatorNETBOX/hybridNETBOX that you have there might be one or two cards installed in the system. If two cards are installed then there is also a Star-Hub installed. Please refer to the chapter "Introduction - Internal Digitizer Modules" or "Introduction - Internal Generator Modules" respectively to see how many digitizers are installed in your digitizerNETBOX/generatorNETBOX/hybridNETBOX and whether a starhub is present or not.

As an example, for a DN2.491-16 you will find the information that you have 2 cards M2i.4912-exp and one Star-Hub installed. Accessing these components is done with the following handles:

```
1st card: "/dev/spcm0"
2nd card: "/dev/spcm1"
Star-Hub: "sync0"
```

Examples

The home folder "examples-cpp" contains all Linux based examples that are currently available. Please use and modify these examples for your own programs as you like.

The sub-folder "netbox_embedded_server" contains some additional examples for using the embedded server features. The following examples are available:

<u>Client/Server</u>

A simple example showing the communication over TCP/IP between the digitizerNETBOX/generatorNETBOX/hybridNETBOX (server) and the host PC (client). The server is running an acquisition in FIFO Multiple Recording mode and calculates minimum and maximum value from every block. These results are then sent to the client program for further processing. In our example the results are simply printed to console.

Please change the TCP/IP settings inside the client program to your local settings to get it running.

simple rec fifo mail

This example will run a FIFO multi acquisition and send a mail for each acquired segment as a SBench6 - compatible binary file and text header for that file. The example can easily be modified and used as a base for a monitoring application.

Please be sure to change the email settings to a server and port settings that is available on your system.

Please keep in mind that a high trigger frequency will flood your mailserver with emails which might trigger some spam detection mechanisms. You should therefore use this example only with single trigger events.

<u>dbus</u>

This is an example on how to connect to the digitizerNETBOX/generatorNETBOX/hybridNETBOX internal signals (currently only LAN state).

<u>Autostart</u>

All executable files in the autostart folder will automatically be executed on system start-up. Please place any program in here that should run automatically after powering the system. It is requested to use the "fork()" command to continue a program or a service in the background if multiple commands should be running.

The autostart feature can be turned off using the web interface in case that some failing program prevents the machine from starting.

<u>LEDs</u>

The digitizerNETBOX/generatorNETBOX/hybridNETBOX LEDs can be accessed using the special system command "netbox_led_client". Calling this system command from inside a C++ program is shown in the client-server example.

The following commands will manipulate the Arm/Trig and Connected LEDs on the frontplate:

```
system ("netbox_led_client armgreen=1");
system ("netbox_led_client armgreen=0");
system ("netbox_led_client conngreen=1");
system ("netbox_led_client conngreen=0");
```

Appendix

Error Codes

The following error codes could occur when a driver function has been called. Please check carefully the allowed setup for the register and change the settings to run the program.

Table 363: Spectrum API: driver error codes and error description

error name	value (hex)	value (dec.)	error description	
ERR_OK	Oh	0	Execution OK, no error.	
ERR_INIT	1h	1	An error occurred when initializing the given card. Either the card has already been opened by another process or an hardware error occurred.	
ERR_TYP	3h	3	Initialization only: The type of board is unknown. This is a critical error. Please check whether the board is correctly plugged in the slot and whether you have the latest driver version.	
ERR_FNCNOTSUPPORTED	4h	4	This function is not supported by the hardware version.	
ERR_BRDREMAP	5h	5	The board index re map table in the registry is wrong. Either delete this table or check it carefully for double values.	
ERR_KERNELVERSION	6h	6	The version of the kernel driver is not matching the version of the DLL. Please do a complete re-installation of the hard- ware driver. This error normally only occurs if someone copies the driver library and the kernel driver manually.	
ERR_HWDRVVERSION	7h	7	The hardware needs a newer driver version to run properly. Please install the driver that was delivered together with the card.	
ERR_ADRRANGE	8h	8	One of the address ranges is disabled (fatal error), can only occur under Linux.	
ERR_INVALIDHANDLE	9h	9	The used handle is not valid.	
ERR_BOARDNOTFOUND	Ah	10	A card with the given name has not been found.	
ERR_BOARDINUSE	Bh	11	A card with given name is already in use by another application.	
ERR_EXPHW64BITADR	Ch	12	Express hardware version not able to handle 64 bit addressing -> update needed.	
ERR_FWVERSION	Dh	13	Firmware versions of synchronized cards or for this driver do not match -> update needed.	
ERR_SYNCPROTOCOL	Eh	14	Synchronization protocol versions of synchronized cards do not match -> update needed	
ERR_LASTERR	10h	16	Old error waiting to be read. Please read the full error information before proceeding. The driver is locked until the error information has been read.	
ERR_BOARDINUSE	11h	17	Board is already used by another application. It is not possible to use one hardware from two different programs at the same time.	
ERR_ABORT	20h	32	Abort of wait function. This return value just tells that the function has been aborted from another thread. The driver library is not locked if this error occurs.	
ERR_BOARDLOCKED	30h	48	The card is already in access and therefore locked by another process. It is not possible to access one card through multiple processes. Only one process can access a specific card at the time.	
ERR_DEVICE_MAPPING	32h	50	The device is mapped to an invalid device. The device mapping can be accessed via the Control Center.	
ERR_NETWORKSETUP	40h	64	The network setup of a digitizerNETBOX has failed.	
ERR_NETWORKTRANSFER	41h	65	The network data transfer from/to a digitizerNETBOX has failed.	
ERR_FWPOWERCYCLE	42h	66	Power cycle (PC off/on) is needed to update the card's firmware (a simple OS reboot is not sufficient !)	
ERR_NETWORKTIMEOUT	43h	67	A network timeout has occurred.	
ERR_BUFFERSIZE	44h	68	The buffer size is not sufficient (too small).	
ERR_RESTRICTEDACCESS	45h	69	The access to the card has been intentionally restricted.	
ERR_INVALIDPARAM	46h	70	An invalid parameter has been used for a certain function.	
ERR_TEMPERATURE	47h	71	The temperature of at least one of the card's sensors measures a temperature, that is too high for the hardware.	
ERR_REG	100h	256	The register is not valid for this type of board.	
ERR_VALUE	101h	257	The value for this register is not in a valid range. The allowed values and ranges are listed in the board specific docu- mentation.	
ERR_FEATURE	102h	258	Feature (option) is not installed on this board. It's not possible to access this feature if it's not installed.	
ERR_SEQUENCE	103h	259	Command sequence is not allowed. Please check the manual carefully to see which command sequences are possible.	
ERR_READABORT	104h	260	Data read is not allowed after aborting the data acquisition.	
ERR_NOACCESS	105h	261	Access to this register is denied. This register is not accessible for users.	
ERR_TIMEOUT	107h	263	A timeout occurred while waiting for an interrupt. This error does not lock the driver.	
ERR_CALLTYPE	108h	264	The access to the register is only allowed with one 64 bit access but not with the multiplexed 32 bit (high and low double word) version.	
ERR_EXCEEDSINT32	109h	265	The return value is int32 but the software register exceeds the 32 bit integer range. Use double int32 or int64 accesses instead, to get correct return values.	
ERR_NOWRITEALLOWED	10Ah	266	The register that should be written is a read-only register. No write accesses are allowed.	
ERR_SETUP	10Bh	267	The programmed setup for the card is not valid. The error register will show you which setting generates the error me sage. This error is returned if the card is started or the setup is written.	
ERR_CLOCKNOTLOCKED	10Ch	268	Synchronization to external clock failed: no signal connected or signal not stable. Please check external clock or try to use a different sampling clock to make the PLL locking easier.	
ERR_MEMINIT	10Dh	269	On-board memory initialization error. Power cycle the PC and try another PCIe slot (if possible). In case that the error persists, please contact Spectrum support for further assistance.	
ERR_POWERSUPPLY	10Eh	270	On-board power supply error. Power cycle the PC and try another PCIe slot (if possible). In case that the error persists, please contact Spectrum support for further assistance.	
ERR_ADCCOMMUNICA- TION	1 OFh	271	Communication with ADC failed.P ower cycle the PC and try another PCIe slot (if possible). In case that the error per- sists, please contact Spectrum support for further assistance.	

Table 363: Spectrum API: driver error codes and error description

error name	value (hex)	value (dec.)	error description	
ERR_NOTIFYSIZE	111h	273	The notify size of the last spcm_dwDefTransfer call is not valid. The notify size must be a multiple of the page size of 4096. For data transfer it may also be a fraction of 4k in the range of 16, 32, 64, 128, 256, 512, 1k or 2k. For ABA and timestamp the notify size can be 2k as a minimum.	
ERR_RUNNING	120h	288	The board is still running, this function is not available now or this register is not accessible now.	
ERR_ADJUST	130h	304	Automatic card calibration has reported an error. Please check the card inputs.	
ERR_PRETRIGGERLEN	140h	320	The calculated pretrigger size (resulting from the user defined posttrigger values) exceeds the allowed limit.	
ERR_DIRMISMATCH	141h	321	The direction of card and memory transfer mismatch. In normal operation mode it is not possible to transfer data from PC memory to card if the card is an acquisition card nor it is possible to transfer data from card to PC memory if the card is a generation card.	
ERR_POSTEXCDSEGMENT	142h	322	The posttrigger value exceeds the programmed segment size in multiple recording/ABA mode. A delay of the multiple recording segments is only possible by using the delay trigger!	
ERR_SEGMENTINMEM	143h	323	Memsize is not a multiple of segment size when using Multiple Recording/Replay or ABA mode. The programmed segment size must match the programmed memory size.	
ERR_MULTIPLEPW	144h	324	Multiple pulsewidth counters used but card only supports one at the time.	
ERR_NOCHANNELPWOR	145h	325	The channel pulsewidth on this card can't be used together with the OR conjunction. Please use the AND conjunction of the channel trigger sources.	
ERR_ANDORMASKOVRLAP	146h	326	Trigger AND mask and OR mask overlap in at least one channel. Each trigger source can only be used either in the AND mask or in the OR mask, no source can be used for both.	
ERR_ANDMASKEDGE	147h	327	One channel is activated for trigger detection in the AND mask but has been programmed to a trigger mode using an edge trigger. The AND mask can only work with level trigger modes.	
ERR_ORMASKLEVEL	148h	328	One channel is activated for trigger detection in the OR mask but has been programmed to a trigger mode using a level trigger. The OR mask can only work together with edge trigger modes.	
ERR_EDGEPERMOD	149h	329	This card is only capable to have one programmed trigger edge for each module that is installed. It is not possible to mix different trigger edges on one module.	
ERR_DOLEVELMINDIFF	14Ah	330	The minimum difference between low output level and high output level is not reached.	
ERR_STARHUBENABLE	14Bh	331	The card holding the star-hub must be enabled when doing synchronization.	
ERR_PATPWSMALLEDGE	14Ch	332	Combination of pattern with pulsewidth smaller and edge is not allowed.	
ERR_XMODESETUP	14Dh	333	The chosen setup for (SPCM_X0_MODE SPCM_X19_MODE) is not valid. See hardware manual for details.	
ERR_AVRG_LSA	14Eh	334	Setup for Average LSA Mode not valid. Check Threshold and Replacement values for chosen AVRGMODE.	
ERR_PCICHECKSUM	203h	515	The check sum of the card information has failed. This could be a critical hardware failure. Restart the system and check the connection of the card in the slot.	
ERR_MEMALLOC	205h	517	Internal memory allocation failed. Please restart the system and be sure that there is enough free memory.	
ERR_EEPROMLOAD	206h	518	Timeout occurred while loading information from the on-board EEProm. This could be a critical hardware failure. Please restart the system and check the PCI connector.	
ERR_CARDNOSUPPORT	207h	519	The card that has been found in the system seems to be a valid Spectrum card of a type that is supported by the driver but the driver did not find this special type internally. Please get the latest driver from www.spectrum-instrumentation.com and install this one.	
ERR_CONFIGACCESS	208h	520	Internal error occured during config writes or reads. Please contact Spectrum support for further assistance.	
ERR_FIFOHWOVERRUN	301h	769	FIFO acquisition: Hardware buffer overrun in FIFO mode. The complete on-board memory has been filled with data and data wasn't transferred fast enough to PC memory.	
			FIFO replay: Hardware buffer underrun in FIFO mode. The complete on-board memory has been replayed and data wasn't trans- ferred fast enough from PC memory.	
			If acquisition or replay throughput is lower than the theoretical bus throughput, check the application buffer setup.	
ERR_FIFOFINISHED	302h	770	FIFO transfer has been finished, programmed data length has been transferred completely.	
ERR_TIMESTAMP_SYNC	310h	784	Synchronization to timestamp reference clock failed. Please check the connection and the signal levels of the refer- ence clock input.	
ERR_STARHUB	320h	800	The auto routing function of the Star-Hub initialization has failed. Please check whether all cables are mounted cor- rectly.	
ERR_INTERNAL_ERROR	FFFFh	65535	Internal hardware error detected. Please check for driver and firmware update of the card.	

Spectrum Knowledge Base

You will also find additional help and information in our knowledge base available on our website:

https://spectrum-instrumentation.com/support/knowledgebase/index.php

Temperature sensors

The M4i/M4x card series has integrated temperature sensors that allow to read out different internal temperatures. Theses functions are also available for the internal M4i cards inside the digitizerNETBOX, generatorNETBOX or hybridNETBOX series. In here the temperature can be read out for every internal card separately.

Temperature read-out registers

Up to three different temperature sensors can be read-out for each M4i and M4x card. Depending on the specific card type not all of these temperature sensors are used. The temperature can be read in different temperature scales at any time:

Register	Value	Direction	Description		
SPC_MON_TK_BASE_CTRL	500022	read	Base card temperature in Kelvin		
SPC_MON_TK_MODULE_0	500023	read	Module temperature 0 in Kelvin		
SPC_MON_TK_MODULE_1	500024	read	Module temperature 1 in Kelvin		
SPC_MON_TC_BASE_CTRL	500025	read	Base card temperature in degrees Celsius		
SPC_MON_TC_MODULE_0	500026	read	Module temperature 0 in degrees Celsius		
SPC_MON_TC_MODULE_1	500027	read	Module temperature 1 in degrees Celsius		
SPC_MON_TF_BASE_CTRL	500028	read	Base card temperature in degrees Fahrenheit		
SPC_MON_TF_MODULE_0	500029	read	Module temperature 0 in degrees Fahrenheit		
SPC_MON_TF_MODULE_1	500030	read	Module temperature 1 in degrees Fahrenheit		

Table 364: Spectrum API: temperature read-out registers of internal temperature sensors

Temperature hints

- Monitoring of the temperature figures is recommended for environments where the operating temperature can reach or even exceed the specified operating temperature. Please see technical data section for specified operating temperatures.
- The temperature sensors can be used to optimize the system cooling.

44xx temperatures and limits

The following description shows the meaning of each temperature figure on the 44xx series and also gives maximum ratings that should not be exceeded. All figures given in degrees Celsius:

Table 365: 44xx module typical temperature and temperature limits

Sensor Name	Sensor Location	Typical figure at 25°C environment temperature	Maximum temperature
BASE_CTRL	Inside FPGA	50°C ±5°C	80°C
MODULE_0	not used	n.a.	n.a.
MODULE_1	not used	n.a.	n.a.

As the ADC and the front-end do not have a high heat dissipation there is no cooling plate on the card and there are also no temperature sensors placed in the front-end.

66xx temperatures and limits

The following description shows the meaning of each temperature figure on the 66xx series and also gives maximum ratings that should not be exceeded. All figures given in degrees Celsius:

Table 366: 66xx module typical temperature and temperature limits

Sensor Name	Sensor Location	Typical figure at 25°C environment temperature	Maximum temperature
BASE_CTRL	Inside FPGA	50°C ±5°C	80°C
MODULE_0	not used	n.a.	n.a.
MODULE_1	Amplifier Front-End	50°C ±5°C	80°C

Details on M4i/M4x cards I/O lines

Multi-Purpose I/O Lines

The MMCX Multi Purpose I/O connectors (X0, X1 and X2) of the M4i/M4x cards from Spectrum are protected against over voltage conditions.

For this purpose clamping diodes of the types CD1005 are used in conjunction with a series resistor. All three I/O lines are internally clamped to signal ground and to 3.3V clamping voltage. So when connecting sources with a higher level than the clamping voltage plus the forward voltage of typically 0.6..0.7 V will be the resulting maximum high-level level.




Image 130: electrical structure of multi-purpose I/O lines

The maximum forward current limit for the used CD1005 diodes is 100 mA, which is effectively limited by the used series resistor for logic levels up to 5.0V. To avoid floating levels with unconnected inputs, a pull up resistor of 10 kOhm to 3.3V is used on each line.

Interfacing with clock input

The clock input of the M4i/M4x cards is AC-coupled, single-ended PECL type. Due to the internal biasing and a relatively high maximum input voltage swing, it can be directly connected to various logic standards, without the need for external level converters.

Single-ended LVTTL sources

All LVTTL sources, be it 2.5V LVTTL or 3.3V LVTTL must be terminated with a 50 Ohm series resistor to avoid reflections and limit the maximum swing for the M4i card.

Differential (LV)PECL sources

Differential drivers require equal load on both the true and the inverting outputs. Therefore the inverting output should be loaded as shown in the drawing. All PECL drivers require a proper DC path to ground, therefore emitter resistors R_E must be used, whose value depends on the supply voltage of the driving PECL buffer:

V _{CC} - V _{EE}	2.5 V	3.3 V	5.0 V
R _E	~50 Ohm	~100 Ohm	~200 Ohm



The clock output of the M4i/M4x cards is AC-coupled, single-ended PECL type. The output swing of the M4i/M4x clock output is approximately $800\ mV_{PP}$.

Internal biased single-ended receivers

Because of the AC coupling of the M4i/M4x clock output, the signal must be properly re-biased for the receiver. Receivers that provide an internal re-bias only require the signal to be terminated to ground by a 50 Ohm resistor.

Differential (LV)PECL receivers

Differential receivers require proper re-biasing and likely a small minimum difference between the true and the inverting input to avoid ringing with open receiver inputs. Therefore a Thevenin-equivalent can be used, with receiver-type dependent values for R1, R2, R1' and R2'.





Image 131: electrical structure of clock inputs and potential interfacing circuits



Abbreviations

Table 367: Abbreviations used throughout the Spectrum documents

Abbreviation	Long Name	Description
s	Second	
ns	Milli Second	1/1000 second; 1 ms is the time between two samples when running at 1 kS/s
ıs (µs)	Micro Second	1/1000000 second or 1/1000 milli second; 1 ms is the time between two samples when running at 1 MS/s
15	Nano Second	1/100000000 second or 1/1000 micro second; 1 ns is the time between two samples when running at 1 GS/s
os	Pico Second	1/10000000000 second or 1/1000 nano second
Sample		One sample represents one data word that has been acquired on the same time position. Each sample con- sist of either one byte (8 bit resolution) or two bytes (12, 14 and 16 bit resolution)
Byte		The smallest storage unit
кВ	Kilo Bytes	1024 (2^10) Bytes
MB	Mega Bytes	1024 x 1024 (2^20) Bytes
GB	Giga Bytes	1024 x 1024 x 1024 (2^30) Bytes
Hz	Hertz	1 Hertz is one event/sample per second
Hz	Kilo Hertz	1000 Hertz
٨Hz	Mega Hertz	1000000 Hertz or 1000 kHz
GHz	Giga Hertz	100000000 Hertz or 1000 MHz
S/s	kilo Samples per Second	1000 samples per second
MS/s	Mega Samples per Second	1000 kilo samples (1000000 samples) per second
GS/s	Giga Samples per Second	1000 Mega samples (1000000000 samples) per second
°Cle	PCI Express	The PCI Express bus is a point to point connection allowing full speed for every single slot. The Express bus is freely scaling and is available with 1 lane (x1), 4 lanes (x4), 8 lanes (x8) and 16 lanes (x16)
PXI	PCI eXtensions for Instrumentation	Based on the CompactPCI 3U standard the PXI (PCI eXtensions for Instrumentation) enhancement was defined especially for the measurement user. In this specification additional lines for measurement purposes are defined.
PXIe	PXI Express	PXI Express or PXIe is a subset of the PXI standard that replaces PXI's parallel data bus with a high speed serial interface.
PLL	Phase Lock Loop	A clock device which generates a new clock phase-locked to a given reference clock.
ED	Light-Emitting Diode	A semiconductor device that emits light and is often used as a status light or indicator.
API	Application Programming Interface	A type of software interface, offering a service to access/control specific hardware or other pieces of soft- ware.
CPU	Central Processing Unit	The central processor of a computer/PC system.
GPU	Graphics Processing Unit	An co-processor specifically tailored for fast and efficient and massively parallel calculations of certain data structures. Often, but not exclusively, located on a separate PCIe graphics card or co-processing card. s
CUDA	Compute Unified Device Architecture	A proprietary API for Nvidia GPUs to perform "general purpose" as in non-graphic related processing on GPUs rather than the CPU.
AMA	Direct Memory Access	A method to transfer data directly between a device (card) and PC memory.
RDMA	Remote Direct Memory Access	A method to transfer data directly between two devices (cards).
RMA	Return Manufacturer Authorization	, , , , ,
A/EEE	Wasta Electrical and Electronic Equipment	

WEEE Waste Electrical and Electronic Equipment)

List of Figures

Image 1: Example of hybridNETBOX	17
Image 2: 19" rack mount kit installed on DN2 netbox	
Image 3: Spectrum type plate with all information found there	
Image 4: block diagram of hybridNETBOX structure including wiring of internal auxiliary signals	
Image 5: block diagram of internal digitizer module	
Image 6: block diagram of internal AWG module	
Image 7: airflow in DN2 chassis	
Image 8: airflow in DN6 chassis	
Image 9: Un-mounting the bumper feet to prepare for19" rack-mount kit	
Image 10: Mounting the 19" rack-mount kit to a DN2 chassis	
Image 11: Mounting the 19" rack-mount kit to a DNG chassis	
Image 12: location of connectors and labels on the back-side of a DN2 chassis	
Image 13: location of connectors on a front-panel of a DN2 chassis	
Image 14: location of connectors on a front-panel of a DN2 chassis	42
Image 15: location of connectors on a front-panel of a DN6 chassis	44
Image 16: Windows screenshot: finding a remote Spectrum device like digitizerNETBOX	
Image 17: Device Manager showing a new Spectrum card	
Image 18: Spectrum Kernel Driver, API Library and Software structure	
Image 19: Spectrum Control Center Installer	
Image 20: Spectrum Control Center showing detail card information	
Image 21: Spectrum Control Center - entering an IP address for a NETBOX	
Image 22: Spectrum Control Center: wake on LAN for a cached card	
Image 23: Netbox Monitor activation	
Image 24: Spectrum Control Center: detailed hardware information on installed card	56
Image 25: Spectrum Control Center - showing firmware information of an installed card	
Image 26: Spectrum Control Center - showing firmware information of an installed card	
Image 27: Spectrum Control Center - showing driver information details	
Image 28: Spectrum Control Center - adding a demo card to the sysstem	
Image 29: Spectrum Control Center - feature update, code entry	
Image 30: Spectrum Control Center - software license installe	
Image 31: Spectrum Control Center - running an on-board calibration	
Image 32: Spectrum Control Center - performing memory test	
Image 33: Spectrum Control Center - running a transfer speed test of one card	
Image 34: Spectrum Control Center - activate debug logging for support cases	
Image 35: Spectrum Control Center - using device mapping	60
Image 36: SBench 6 overview of main functionality with demo data	60
Image 37: Structure of the Delphi exmaples	
Image 38: LabVIEW driver oscilloscope example	
Indge 50. tubvit v driver oscinoscope example	
Image 39: Spectrum MATLAB driver structure	
Image 40: General concept of IVI drivers for Spectrum products. Access of different type of products	
Image 41: electrical block diagram of input stage	
Image 42: input path location in electrical block diagram of input stage	
Image 43: electrical diagram of input stage with amplifier highlighted	
Image 44: Spectrum API: using the input offset shifting to optimize the usage of the input range	
Image 46: electrical diagram of input stage with termination highlighted	
Image 47: electrical diagram of input stage with input coupling highlighted	
Image 48: electrical diagram of input stage with highlighted bandwidth filter	
Image 49: Acquisition cards: graphical overview of acquisition status and card command interaction	108
Image 50: Generation cards: graphical overview of generation status and card command interaction	108
Image 51: standard acquisition mode and pretrigger/posttrigger/trigger relation	111
	114
Image 51: Overlaw of buffer handling for DMA transfers showing and the interaction with the DMA engine	
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine	
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview	126
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types	
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown	
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown	
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown Image 56: trigger engine OR mask details	127
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown Image 56: trigger engine OR mask details Image 57: trigger engine overview with trigger AND mask shown	127 128
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown Image 56: trigger engine OR mask details Image 57: trigger engine overview with trigger AND mask shown Image 58: trigger engine AND mask details	127 128 129
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown Image 56: trigger engine OR mask details Image 57: trigger engine overview with trigger AND mask shown Image 58: trigger engine AND mask details Image 59: trigger engine overview with marked trigger delay stage	127 128 129 131
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown Image 56: trigger engine OR mask details Image 57: trigger engine overview with trigger AND mask shown Image 58: trigger engine AND mask details Image 59: trigger engine overview with marked trigger delay stage Image 60: trigger engine overview with marked main external trigger Ext0/Trg0	127 128 129 131 132
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown Image 56: trigger engine overview with trigger AND mask shown Image 57: trigger engine overview with trigger AND mask shown Image 58: trigger engine overview with trigger delay stage Image 59: trigger engine overview with marked trigger delay stage Image 60: trigger engine overview with marked main external trigger Ext0/Trg0 Image 61: trigger engine overview with external trigger Ext1 marked	127 128 129 131 132 133
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown Image 56: trigger engine overview with trigger AND mask shown Image 57: trigger engine overview with trigger AND mask shown Image 58: trigger engine overview with marked trigger delay stage Image 60: trigger engine overview with marked main external trigger Ext0/Trg0 Image 61: trigger engine overview with channel trigger section marked	127 128 129 131 132 133 138
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown Image 56: trigger engine overview with trigger AND mask shown Image 57: trigger engine overview with trigger AND mask shown Image 58: trigger engine overview with marked trigger delay stage Image 60: trigger engine overview with marked main external trigger Ext0/Trg0 Image 61: trigger engine overview with channel trigger section marked Image 63: trigger overview with multi-purpose lines marked	127 128 129 131 132 133 138 147
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown Image 56: trigger engine overview with trigger AND mask shown Image 57: trigger engine overview with trigger AND mask shown Image 58: trigger engine overview with marked trigger delay stage Image 60: trigger engine overview with marked main external trigger Ext0/Trg0 Image 61: trigger engine overview with channel trigger section marked Image 63: trigger overview with multi-purpose lines marked	127 128 129 131 132 133 138 147
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown Image 56: trigger engine overview with trigger AND mask shown Image 57: trigger engine overview with trigger AND mask shown Image 58: trigger engine overview with marked trigger delay stage Image 59: trigger engine overview with marked main external trigger Ext0/Trg0 Image 60: trigger engine overview with external trigger Ext1 marked Image 61: trigger engine overview with channel trigger section marked Image 63: trigger overview with multi-purpose lines marked Image 64: Drawing of Multiple Recording acquisition	127
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown Image 56: trigger engine overview with trigger AND mask shown Image 57: trigger engine overview with trigger AND mask shown Image 58: trigger engine overview with marked trigger delay stage Image 59: trigger engine overview with marked main external trigger Ext0/Trg0 Image 60: trigger engine overview with external trigger Ext1 marked Image 61: trigger engine overview with channel trigger section marked Image 63: trigger overview with multi-purpose lines marked Image 64: Drawing of Multiple Recording acquisition	127
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown Image 56: trigger engine overview with trigger AND mask shown Image 57: trigger engine overview with trigger AND mask shown Image 58: trigger engine overview with trigger delay stage Image 59: trigger engine overview with marked trigger delay stage Image 60: trigger engine overview with marked main external trigger Ext0/Trg0 Image 61: trigger engine overview with external trigger Ext1 marked Image 62: trigger engine overview with channel trigger section marked Image 63: trigger overview with multi-purpose lines marked Image 64: Drawing of Multiple Recording acquisition Image 65: drawing of Multiple Recording Acquisition with Timestamps Image 66: Drawing of Gated Sampling mode	127
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown Image 56: trigger engine overview with trigger AND mask shown Image 57: trigger engine overview with trigger AND mask shown Image 58: trigger engine overview with marked trigger delay stage Image 59: trigger engine overview with marked main external trigger Ext0/Trg0 Image 60: trigger engine overview with external trigger Ext1 marked Image 61: trigger engine overview with channel trigger section marked Image 63: trigger overview with channel trigger section marked Image 64: Drawing of Multiple Recording acquisition Image 65: drawing of Multiple Recording Acquisition with Timestamps Image 66: Drawing of Gated Sampling mode	
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown. Image 56: trigger engine overview with trigger AND mask shown. Image 57: trigger engine overview with trigger AND mask shown. Image 58: trigger engine overview with trigger delay stage Image 59: trigger engine overview with marked trigger delay stage Image 60: trigger engine overview with marked main external trigger Ext0/Trg0 Image 61: trigger engine overview with external trigger Ext1 marked Image 62: trigger engine overview with channel trigger section marked Image 63: trigger overview with multi-purpose lines marked Image 64: Drawing of Multiple Recording acquisition Image 65: drawing of Gated Sampling mode Image 67: Drawing of Gated Sampling mode and Timestamp positions Image 68: overview of ABA mode data acquisition with slow A-data and fast B-data	127
Image 52: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine Image 53: M4i/M4x clock section overview Image 54: Trigger Engine Overview. Red marked parts not available on all card types Image 55: trigger engine overview with trigger OR mask shown Image 56: trigger engine overview with trigger AND mask shown Image 57: trigger engine overview with trigger AND mask shown Image 58: trigger engine overview with marked trigger delay stage Image 59: trigger engine overview with marked main external trigger Ext0/Trg0 Image 60: trigger engine overview with external trigger Ext1 marked Image 61: trigger engine overview with channel trigger section marked Image 63: trigger overview with channel trigger section marked Image 64: Drawing of Multiple Recording acquisition Image 65: drawing of Multiple Recording Acquisition with Timestamps Image 66: Drawing of Gated Sampling mode	127

Image 71: boxcar average FPAG block diagram	176
Image 72: Boxcar average principle of operation	
Image 73: simplified block diagram of FPGA structure with signal processing firmware block	177
Image 74: timing diagram of boxcar average acquistion	
Image 75: drawing of timestamp acquisition in standard mode in relation to card start and trigger detection	
Image 76: drawing of timestamp acquisition in start-reset mode in relation to card start and trigger detection	
Image 77: drawing of timestamp acquisition in refclock mode in relation to card start and trigger detection	
Image 78: Overview of acquisition data, ABA data and timestamp data DMA transfer	
Image 79: drawing of Multiple Recording Acquisition with Timestamps	192
Image 80: Drawing of Gated Sampling mode and Timestamp positions	193
Image 81: Drawing of ABA mode	194
Image 82: block average FPGA option block diagram	195
Image 83: block average FPGA option - principle of operation	195
Image 84: simplified block diagram of FPGA structure with signal processing firmware block	196
Image 85: timing diagram of block average acquistion	
Image 87: Overview of waveform block statistics information results	
Image 86: block statistics FPGA option block diagram	
Image 88: simplified block diagram of FPGA structure with signal processing firmware block	
Image 89: timing diagram of block statistics acquisition	
Image 90: Scaling the output swing using the output amplitude registers	
Image 91: output stage showing amplifier and filters	
Image 92: schematics of double output mode	
Image 93: Acquisition cards: graphical overview of acquisition status and card command interaction	
Image 94: Generation cards: graphical overview of generation status and card command interaction	
Image 95: timing diagram of single replay mode with commands and status changes	
Image 96: timing diagram of single replay mode with two loops with commands and status changes	
Image 97: timing diagram of continuous replay mode stopped by user with commands and status changes	
Image 98: timing diagram of single restart mode with commands and status changes	
Image 99: Overview of buffer handling for DMA transfers showing and the interaction with the DMA engine	230
Image 100: output latency involved components	
Image 101: M4i/M4x clock section overview	
Image 102: Trigger Engine Overview. Red marked parts not available on all card types	
Image 103: trigger engine overview with trigger OR mask shown	
Image 104: trigger engine OR mask details	
Image 105: trigger engine overview with trigger AND mask shown	243
Image 106: trigger engine AND mask details	
Image 107: trigger engine overview with marked trigger delay stage	
Image 108: trigger engine overview with marked main external trigger Ext0/Trg0	
Image 109: trigger engine overview with external trigger Ext1 marked	
Image 110: trigger overview with multi-purpose lines marked	
Image 111: Multiple Replay output and trigger timing diagram	
Image 112: timing diagram of multiple replay mode depending on loops settings	
Image 113: Spectrum API: card mode register and multiple replay FIFO mode settings	
Image 114: timing diagram of Multiple Replay FIFO mode with different loops settings	
Image 115: Gated Replay timing diagram in relation to gate signal	
Image 116: timing diagram of Gated Replay mode depending on different loops settings	
Image 117: timing diagram of Gated Replay FIFO mode depending on different loops settings	
Image 118: Sequence Mode: Segment definition in card memory	
Image 119: Sequence mode: steps and step looping	
Image 120: sequence mode changing sequence on-the-fly	
Image 121: overview block diagram of multi-purpose I/O lines and pulse generators	
Image 122: overview block diagram of the pulse generator	
Image 123: timing diagram illustrating the basic pulse parameters	
Image 124: timing diagram illustrating delaying a pulse generator output	
Image 125: timing diagram illustrating the pulse generator triggered output mode	
Image 126: timing diagram illustrating the pulse generator single-shot triggered output mode Image 127: timing diagram illustrating the pulse generator gated output mode	
Image 128: diagram of Embedded Server option Image 129: SSH client connection to Embedded Server of DN2/DN6	
Image 130: electrical structure of multi-purpose I/O lines Image 131: electrical structure of clock inputs and potential interfacing circuits	
Image 131: electrical structure of clock inputs and potential interfacing circuits	
inage 152. electrical silucione of clock outputs and polential interfacing circuits	∠00

List of Tables

Table 1: Symbols and Safety Labels	
Table 2: Packing List Table 3: hybridNETBOX models and internal digitizer modules	16
Table 3: hybridNETBOX models and internal AWG modules	10 18
Table 5: Connector and label description on back-side of DN2 chassis	40
Table 6: Connector and LED description on front-side of DN6 chassis	41
Table 7: Connector and LED description on front-side of DN2 chassis	
Table 8: location of connectors on a front-panel of a DN2 chassis	
Table 9: Connector and LED description on front-side of DN2 chassis	43
Table 10: Connector and LED description on front-side of DN6 chassis Table 11: list of C/C++ header files in driver	
Table 12: C/C++ type declarations for drivers and examples	
Table 13: C/C++ type naming convention throughout drivers and examples	
Table 14: Spectrum driver API functions overview and differentiation between 32 bit and 64 bit registers	65
Table 15: Spectrum API: digitizerNETBOX/generatorNETBOX specific registers and available information	
Table 16: Spectrum API: Command register and basic commands	
Table 17: Spectrum API: Card Type Register Table 18: Spectrum API: list of card type codes for M4i.44xx series	
Table 18: Spectrum API: list of card type codes for M41.44xx series	
Table 20: Spectrum API: hardware and PCB version register overview	
Table 21: Spectrum API: extension module hardware and PCB version register	
Table 22: Spectrum API: register for reading back the PXIe card slot number	93
Table 23: Spectrum API: Register overview of firmware versions	93
Table 24: Spectrum API: Register overview of reading current firmware Table 25: Spectrum API: Register overview of reading current firmware	93
Table 25: Spectrum API: production date register	94
Table 26: Spectrum API: calibration date register Table 27: Spectrum API: hardware serial number register	
Table 27: Spectrum API: maximum sampling rate register	74
Table 29: Spectrum API: installed memory registers. 32 bit read is limited to a maximum of 1 GByte	94
Table 30: Spectrum API: Feature Register and available feature flags	
Table 31: Spectrum API: Extended feature register and available extended feature flags	
Table 32: Spectrum API: register overview of miscellaneous cards information.	
Table 33: Spectrum API: register card function type and possible types Table 24: Spectrum API: register card function type and possible types	96
Table 34: Spectrum API: register driver type information and possible driver types Table 35: Spectrum API: driver version read register	
Table 36: Spectrum API: kernel driver version read register	
Table 37: Spectrum API: custom modification register and different bitmasks to split the register in various hardware parts	97
Table 38: Spectrum API: command register and reset command	97
Table 39: Spectrum API: channel enable register and register settings	98
Table 40: Spectrum API: channel count register	
Table 41: Spectrum API: input path information registers Table 42: Spectrum API: input path unit language and information registers	
Table 42: Spectrum API: input path registers and register settings Table 43: Spectrum API: input range information registers	99
Table 44: Spectrum API: input range registers and available settings	100
Table 45: Spectrum API: input offset registers and register settings	
Table 46: Spectrum API: input features read-out registers and register settings	
Table 47: Spectrum API: input termination registers and register settings	
	103
Table 48: Spectrum API: input coupling registers and register settings	103
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings	100
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings Table 50: Spectrum API: input filter registers and register settings	103
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings Table 50: Spectrum API: input filter registers and register settings Table 51: Spectrum API: automatic offset compensation register and valid register settings	103 103
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings Table 50: Spectrum API: input filter registers and register settings Table 51: Spectrum API: automatic offset compensation register and valid register settings Table 52: Spectrum API: loading and storing calibration values to the EEPROM	103 103 104
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings Table 50: Spectrum API: input filter registers and register settings Table 51: Spectrum API: automatic offset compensation register and valid register settings Table 52: Spectrum API: loading and storing calibration values to the EEPROM Table 53: Spectrum API: card mode and read out of available card mode software registers Table 54: Spectrum API: possible values for the card mode register. Description of the different card modes	103 103 104 105 106
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings Table 50: Spectrum API: input filter registers and register settings Table 51: Spectrum API: automatic offset compensation register and valid register settings Table 52: Spectrum API: loading and storing calibration values to the EEPROM Table 53: Spectrum API: card mode and read out of available card mode software registers Table 54: Spectrum API: possible values for the card mode register. Description of the different card modes Table 55: Spectrum API: card command register and different commands with descriptions	103 103 104 105 106 106
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings. Table 50: Spectrum API: input filter registers and register settings. Table 51: Spectrum API: automatic offset compensation register and valid register settings. Table 52: Spectrum API: loading and storing calibration values to the EEPROM Table 53: Spectrum API: card mode and read out of available card mode software registers Table 54: Spectrum API: possible values for the card mode register. Description of the different card modes. Table 55: Spectrum API: card command register and different commands with descriptions Table 55: Spectrum API: timeout definition register	103 103 104 105 106 106 107
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings. Table 50: Spectrum API: input filter registers and register settings. Table 51: Spectrum API: automatic offset compensation register and valid register settings. Table 52: Spectrum API: loading and storing calibration values to the EEPROM Table 53: Spectrum API: card mode and read out of available card mode software registers Table 54: Spectrum API: possible values for the card mode register. Table 55: Spectrum API: card command register and different commands with descriptions Table 55: Spectrum API: card command register Table 55: Spectrum API: card status register and possible status values with descriptions of the status	103 103 104 105 106 106 107 107
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings. Table 50: Spectrum API: input filter registers and register settings. Table 51: Spectrum API: automatic offset compensation register and valid register settings. Table 52: Spectrum API: loading and storing calibration values to the EEPROM Table 53: Spectrum API: card mode and read out of available card mode software registers Table 54: Spectrum API: possible values for the card mode register. Table 55: Spectrum API: card command register and different commands with descriptions Table 56: Spectrum API: timeout definition register. Table 56: Spectrum API: card status register and possible status values with descriptions of the status Table 56: Spectrum API: memory test register	103 103 104 105 106 106 107 107 110
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings Table 50: Spectrum API: input filter registers and register settings Table 51: Spectrum API: automatic offset compensation register and valid register settings Table 52: Spectrum API: loading and storing calibration values to the EEPROM Table 53: Spectrum API: card mode and read out of available card mode software registers Table 54: Spectrum API: possible values for the card mode register. Description of the different card modes Table 55: Spectrum API: card command register and different commands with descriptions Table 56: Spectrum API: card status register Table 57: Spectrum API: ard status register and possible status values with descriptions of the status Table 57: Spectrum API: card status register Table 58: Spectrum API: command register Table 57: Spectrum API: card status register and possible status values with descriptions of the status Table 58: Spectrum API: memory test register Table 59: Spectrum API: Command register and commands for DMA transfers.	103 103 104 105 106 106 107 107 110 110
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings. Table 50: Spectrum API: input filter registers and register settings. Table 51: Spectrum API: automatic offset compensation register and valid register settings Table 52: Spectrum API: loading and storing calibration values to the EEPROM Table 53: Spectrum API: card mode and read out of available card mode software registers Table 54: Spectrum API: possible values for the card mode register. Table 55: Spectrum API: card command register and different commands with descriptions Table 56: Spectrum API: card status register and possible status values with descriptions Table 57: Spectrum API: ard status register Table 57: Spectrum API: command register Table 57: Spectrum API: memory test register Table 58: Spectrum API: command register and possible status values with descriptions of the status Table 59: Spectrum API: command register Table 59: Spectrum API: command register Table 59: Spectrum API: command register and commands for DMA transfers. Table 60: Spectrum API: status register and status codes for DMA data transfer Table 61: Spectrum API: card mode register and standard single mode setup	103 103 104 105 106 106 107 107 110 110 110 111
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings. Table 50: Spectrum API: input filter registers and register settings. Table 51: Spectrum API: automatic offset compensation register and valid register settings Table 52: Spectrum API: loading and storing calibration values to the EEPROM Table 53: Spectrum API: card mode and read out of available card mode software registers Table 54: Spectrum API: possible values for the card mode register. Table 55: Spectrum API: card command register and different commands with descriptions Table 56: Spectrum API: card status register and possible status values with descriptions Table 57: Spectrum API: ard status register Table 58: Spectrum API: card status register Table 57: Spectrum API: card status register Table 58: Spectrum API: card status register Table 59: Spectrum API: command register Table 59: Spectrum API: command register and commands for DMA transfers. Table 60: Spectrum API: card mode register and status codes for DMA dtat transfer Table 61: Spectrum API: card mode register and standard single mode setup Table 62: Spectrum API: mem	103 103 104 105 106 106 107 107 110 110 110 111 111
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings. Table 50: Spectrum API: input filter registers and register settings. Table 51: Spectrum API: automatic offset compensation register and valid register settings. Table 52: Spectrum API: loading and storing calibration values to the EEPROM. Table 53: Spectrum API: card mode and read out of available card mode software registers. Table 54: Spectrum API: possible values for the card mode register. Table 55: Spectrum API: card command register and different commands with descriptions. Table 56: Spectrum API: timeout definition register. Table 57: Spectrum API: card status register and possible status values with descriptions of the status Table 58: Spectrum API: card status register Table 59: Spectrum API: command register and commands for DMA transfers. Table 50: Spectrum API: card mode register and status codes for DMA data transfer. Table 61: Spectrum API: card mode register and standard single mode setup Table 62: Spectrum API: memory size and postrigger registers for standard single mode. Table 63: Spectrum API: card mode register and standard FIFO mode setup	103 103 104 105 106 106 107 107 110 110 110 111 111 112
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings Table 50: Spectrum API: input filter registers and register settings Table 51: Spectrum API: automatic offset compensation register and valid register settings Table 52: Spectrum API: loading and storing calibration values to the EEPROM Table 53: Spectrum API: card mode and read out of available card mode software registers Table 54: Spectrum API: possible values for the card mode register. Table 55: Spectrum API: card command register and different commands with descriptions Table 56: Spectrum API: timeout definition register Table 57: Spectrum API: card status register and possible status values with descriptions Table 57: Spectrum API: card status register Table 57: Spectrum API: command register Table 57: Spectrum API: card status register and possible status values with descriptions of the status Table 58: Spectrum API: command register and commands for DMA transfers. Table 59: Spectrum API: card mode register and standard single mode setup Table 61: Spectrum API: card mode register and standard single mode setup Table 62: Spectrum API: memory size and posttrigger registers for standard single mode Table 63: Spectrum API: memory size and posttrigger registers for standard single mode Table 64: Spectrum API: setup register and s	103 103 104 105 106 106 107 107 110 110 110 111 111 111 112 112
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings Table 50: Spectrum API: input filter registers and register settings Table 51: Spectrum API: automatic offset compensation register and valid register settings Table 52: Spectrum API: loading and storing calibration values to the EEPROM Table 53: Spectrum API: card mode and read out of available card mode software registers Table 54: Spectrum API: possible values for the card mode register. Description of the different card modes. Table 55: Spectrum API: card command register and different commands with descriptions Table 56: Spectrum API: timeout definition register Table 57: Spectrum API: card status register and possible status values with descriptions of the status Table 58: Spectrum API: card status register and possible status values with descriptions of the status Table 58: Spectrum API: Command register and commands for DMA transfers. Table 60: Spectrum API: card mode register and standard single mode setup Table 61: Spectrum API: memory size and postfrigger registers for standard single mode. Table 62: Spectrum API: card mode register and standard FIFO mode Table 63: Spectrum API: setup registers for standard FIFO mode Table 64: Spectrum API: Limits of pre trigger, post trigger and memory size.	103 103 104 105 106 106 107 107 110 110 110 111 111 111 112 113
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings Table 50: Spectrum API: input filter registers and register settings Table 51: Spectrum API: automatic offset compensation register and valid register settings Table 52: Spectrum API: loading and storing calibration values to the EEPROM Table 53: Spectrum API: card mode and read out of available card mode software registers Table 54: Spectrum API: possible values for the card mode register. Description of the different card modes. Table 55: Spectrum API: card command register and different commands with descriptions Table 56: Spectrum API: inneout definition register Table 57: Spectrum API: card status register and possible status values with descriptions of the status Table 58: Spectrum API: command register and commands for DMA transfers. Table 59: Spectrum API: command register and status codes for DMA transfers. Table 61: Spectrum API: card mode register and standard single mode setup Table 62: Spectrum API: card mode register and standard single mode setup Table 63: Spectrum API: card mode register and standard FIFO mode setup Table 63: Spectrum API: cerd mode register for standard FIFO mode setup Table 63: Spectrum API: memory size and posttrigger registers for standard single mode Table 64: Spectrum API: tautomode register and standard FIFO mode setup	103 103 104 105 106 106 107 107 110 110 110 111 111 112 112 113 114
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings Table 50: Spectrum API: automatic offset compensation register and valid register settings Table 51: Spectrum API: automatic offset compensation register and valid register settings Table 52: Spectrum API: automatic offset compensation register and valid register settings Table 53: Spectrum API: card mode and read out of available card mode software registers Table 54: Spectrum API: card mode and read out of available card mode software registers Table 55: Spectrum API: card command register and different commands with descriptions Table 56: Spectrum API: timeout definition register Table 57: Spectrum API: card status register and possible status values with descriptions of the status Table 58: Spectrum API: card status register and commands for DMA transfers Table 59: Spectrum API: command register and standard single mode setup Table 61: Spectrum API: card mode register and standard single mode setup Table 62: Spectrum API: card mode register and standard single mode setup Table 63: Spectrum API: card mode register and standard single mode Table 64: Spectrum API: setup register for standard FIFO mode Table 63: Spectrum API: card mode register and standard FIFO mode Table 64: Spectrum API: times of pre trigger, post trigger and memory size	103 103 104 105 106 106 107 107 110 110 110 111 111 112 112 113 114 115
Table 48: Spectrum API: input coupling registers and register settings. Table 49: Spectrum API: input filter registers and register and register settings. Table 50: Spectrum API: automatic offset compensation register and valid register settings. Table 51: Spectrum API: automatic offset compensation register and valid register settings. Table 52: Spectrum API: automatic offset compensation register and valid register settings. Table 53: Spectrum API: card mode and read out of available card mode software registers. Table 54: Spectrum API: card command register and different commands with descriptions. Table 55: Spectrum API: automatic egister and possible status values with descriptions of the status. Table 56: Spectrum API: automatic egister and possible status values with descriptions of the status. Table 57: Spectrum API: command register and commands for DMA transfers. Table 59: Spectrum API: command register and standard single mode setup. Table 60: Spectrum API: ard mode register and standard single mode setup. Table 61: Spectrum API: card mode register and standard FIFO mode. Table 63: Spectrum API: memory size and postifiger registers for standard single mode. Table 64: Spectrum API: memory size nod standard FIFO mode. Table 65: Spectrum API: content of DMA buffer handling. Table 65: Spectrum API: content of DMA buffer handling. Table 66: Spectrum API: content of DMA buffer handling. <tr< td=""><td> 103 103 104 105 106 106 107 107 110 110 110 111 111 112 112 113 114 115 118</td></tr<>	103 103 104 105 106 106 107 107 110 110 110 111 111 112 112 113 114 115 118
Table 48: Spectrum API: input coupling registers and register settings Table 49: Spectrum API: ACDC offset compensation register and register settings Table 50: Spectrum API: input filter registers and register settings Table 51: Spectrum API: automatic offset compensation register and valid register settings Table 52: Spectrum API: loading and storing calibration values to the EEPROM Table 53: Spectrum API: card mode and read out of available card mode software registers Table 54: Spectrum API: card command register and different commands with descriptions Table 55: Spectrum API: card status register and possible status values with descriptions of the status Table 57: Spectrum API: card status register and possible status values with descriptions of the status Table 58: Spectrum API: card status register and commands for DMA transfers. Table 59: Spectrum API: card mode register and status codes for DMA data transfer. Table 61: Spectrum API: card mode register and standard single mode setup Table 62: Spectrum API: memory size and postifiger registers for standard single mode Table 63: Spectrum API: memory size and postifiger registers for standard single mode Table 64: Spectrum API: setup register for standard filfO mode Table 63: Spectrum API: card mode register and standard FilfO mode Table 64: Spectrum API: memory size for DMA buffer handling Table 65: Spectrum API: megisters for Standard FIFO mode <td> 103 103 104 105 106 106 107 107 110 110 110 111 111 112 112 113 114 115 118</td>	103 103 104 105 106 106 107 107 110 110 110 111 111 112 112 113 114 115 118

Table 71. Secondary ADL alark made register and evolution alark made		100
Table 71: Spectrum API: clock mode register and available clock modes Table 72: Spectrum API: clock mode register and internal clock mode	•••••	120
Table 73: Spectrum API: samplerate register		
Table 74: Spectrum API: clock output and clock output frequency register	1	121
Table 75: Spectrum API: special clock mode register		
Table 76: Spectrum API: automatic special clock calibration register		
Table 77: Spectrum API: special clock correction factor registers. Table 70: Spectrum API: special clock correction factor registers.		
Table 78: Spectrum API: clock mode register and quartz 2 settings Table 79: Spectrum API: clock output and clock output frequency register		
Table 80: Spectrum API: clock output and clock output nequency register		123
Table 81: Spectrum API: clock mode register and external reference clock setup	· · · · · · · ·	124
Table 82: Spectrum API: reference clock register and available settings		
Table 83: Spectrum API: clock output and clock output frequency register	····· ·	124
Table 84: Spectrum API: clock mode register and PXI reference clock usage		125
Table 85: Spectrum API: general trigger OR mask register and available settings		
Table 86: Spectrum API: channel trigger OR mask registers and available settings Table 87: Spectrum API: general trigger AND mask registers and available settings		
Table 88: Spectrum API: channel trigger AND mask registers and available settings	•••••	129
Table 89: Spectrum API: software register and register setting for software trigger	•••••	130
Table 90: Spectrum API: command register and force trigger command		
Table 91: Spectrum API: command register and trigger enable/disable command	[.]	130
Table 92: Spectrum API: trigger delay registers and available settings		
Table 93: Spectrum API: trigger counter register and register return values		
Table 94: Spectrum API: external trigger ExtO registers and register settings		
Table 95: Spectrum API: external trigger ExtO OR mask settings Table 96: Spectrum API: external trigger ExtO input termination		
Table 97: Spectrum API: external trigger Ext0 input coupling		
Table 98: Spectrum API: external trigger Ext0 input cooping	· · · · · · ·	133
Table 99: Spectrum API: external trigger Ext1 OR mask settings	· · · · · · · ·	133
Table 100: Spectrum API: external trigger available settings for trigger levels	····· '	133
Table 101: Spectrum API: external trigger OR mask and AND mask register and settings		
Table 102: Spectrum API: external register mode setup for trigger on positive edge		
Table 103: Spectrum API: external register mode setup for trigger on negative edge Table 104: Spectrum API: external register mode setup for trigger on negative edge		
Table 104: Spectrum API: external trigger register mode setup for trigger on positive and negative edge Table 105: Spectrum API: external trigger register mode setup for trigger re-arm on positive edge	•••••	135
Table 106: Spectrum API: external trigger register mode setup for trigger re-arm on negative edge	•••••	135
Table 107: Spectrum API: external trigger register mode setup for window trigger for entering signals		
Table 108: Spectrum API: external trigger register mode setup for window trigger for leaving signals	····· '	136
Table 109: Spectrum API: external trigger register mode setup for high level trigger		
Table 110: Spectrum API: external trigger register mode setup for low level trigger		
Table 111: Spectrum API: external trigger register mode setup for in window trigger		
Table 112: Spectrum API: external trigger register mode setup for outside window trigger Table 113: Spectrum API: channel trigger OR mask register	•••••	137
Table 114: Spectrum API: channel trigger mode registers and available mode settings		
Table 115: Spectrum API: channel trigger level registers and available settings		
Table 116: Spectrum API: trigger level settings and related input trigger voltage in comparison to input range		
Table 117: Spectrum API: channel trigger level registers and available settings		
Table 118: Spectrum API: trigger level settings and related input trigger voltage in comparison to input range		
Table 119: Spectrum API: trigger level count register		
Table 120: Spectrum API: channel trigger OR mask register Table 121: Spectrum API: channel trigger register settings for positive edge trigger		
Table 122: Spectrum API: channel trigger register settings for negative edge trigger		
Table 123: Spectrum API: channel trigger register settings for positive and negative edge trigger		
Table 124: Spectrum API: channel trigger register settings for re-arm trigger on positive edge		
Table 125: Spectrum API: channel trigger register settings for re-arm trigger on negative edge		
Table 126: Spectrum API: channel trigger register settings for window trigger for entering signals		
Table 127: Spectrum API: channel trigger register settings for window trigger for leaving signals Table 127: Spectrum API: channel trigger register settings for window trigger for leaving signals		
Table 128: Spectrum API: channel trigger register settings for high level trigger Table 129: Spectrum API: channel trigger register settings for low level trigger		
Table 129: Spectrum API: channel trigger register settings for now lever ingger Table 130: Spectrum API: channel trigger register settings for in-window trigger	•••••	143
Table 131: Spectrum API: channel trigger register settings for outside-window trigger		
Table 132: Spectrum API: register settings for channel hysteresis trigger on positive edge		144
Table 133: Spectrum API: register settings for channel hysteresis trigger on negative edge	····· '	145
Table 134: Spectrum API: register settings for channel hysteresis re-arm trigger on positive edge		
Table 135: Spectrum API: register settings for channel hysteresis re-arm trigger on negative edge Table 136: Spectrum API: register settings for channel hysteresis re-arm trigger on negative edge		
Table 136: Spectrum API: register settings for high-level channel hysteresis trigger Table 137: Spectrum API: register settings for low-level channel hysteresis trigger		
Table 137: Spectrum API: register settings for low-level channel hysteresis trigger Table 138: Spectrum API: multi-purpose I/O lines registers and available register settings		
Table 139: Spectrum API: asynchronous I/O register settings of the multi-purpose I/O registers		
Table 140: Spectrum API: additional trigger output register for compatibility with older hardware		
Table 141: Spectrum API: multi-purpose I/O lines registers and available register settings		
Table 142: sample format depending on the card model and the activated additional digital inputs		149

Table 143: Spectrum API: software registers for Multiple Recording mode setup	151
Table 144: Spectrum API: card mode register and multiple recording settings Table 145: Spectrum API: memory and loop registers with related multiple recording settings	ISI 151
Table 145: Spectrum API: card mode register and multiple replay FIFO mode settings	
Table 147: Spectrum API: loops register settings when using Multiple Replay FIFO mode	
Table 148: Spectrum API: Limits of pre trigger, post trigger and memory size	
Table 149: Spectrum API: registers and settings for Gated Sampling mode	
Table 150: Spectrum API: card mode register and settings for Gated Sampling standard mode	
Table 151: Spectrum API: memsize and loops register and register settings for Gated Replay mode	
Table 152: Spectrum API: card mode register and Gated Sampling FIFO mode settings	
Table 153: Spectrum API: Gated Sampling FIFO mode loops register settings	
Table 154: Spectrum API: Limits of pre trigger, post trigger and memory size	
Table 155: Spectrum API: gate end alignement in Gated Sampling mode	15/
Table 156: Spectrum API: trigger mask registers and available register settings	158
Table 157: Spectrum API: trigger register settings for trigger on positive edge Table 158: Spectrum API: trigger register settings for trigger on negative edge	
Table 159: Spectrum API: trigger register settings for re-arm trigger on positive edge	150
Table 160: Spectrum API: trigger register settings for re-arm trigger on negative edge	1.59
Table 161: Spectrum API: trigger register settings for window trigger on entering signals	
Table 162: Spectrum API: trigger register settings for window trigger on leaving signals	160
Table 163: Spectrum API: trigger register settings for high-level trigger	160
Table 164: Spectrum API: trigger register settings for low-level trigger	160
Table 165: Spectrum API: trigger register settings for in-window trigger	
Table 166: Spectrum API: trigger register settings for outside-window trigger	
Table 167: Spectrum API: channel trigger OR mask register	
Table 168: Spectrum API: trigger register mode and level setup for trigger on positive edge	162
Table 169: Spectrum API: trigger register mode and level setup for trigger on high level Table 170: Spectrum API: trigger register mode and level setup for trigger on high level	162
Table 170: Spectrum API: trigger register mode and level setup for trigger on negative edge Table 171: Spectrum API: trigger register mode and level setup for trigger on low level	102
Table 172: Spectrum API: trigger register mode and level setup for trigger on positive edge with re-arm level	163
Table 173: Spectrum API: trigger register mode and level setup for trigger on negative edge with re-arm level	163
Table 174: Spectrum API: trigger register mode and level setup for trigger on signal entering window	164
Table 175: Spectrum API: trigger register mode and level setup for trigger on signal leaving window	164
Table 176: Spectrum API: trigger register mode and level setup for trigger on signal inside window	164
Table 177: Spectrum API: trigger register mode and level setup for trigger on signal outside window	
Table 178: Spectrum API: trigger register mode and level setup for trigger on positive edge with hysteresis	
Table 179: Spectrum API: trigger register mode and level setup for trigger on high level with hysteresis	165
Table 180: Spectrum API: trigger register mode and level setup for trigger on negative edge with hysteresis	166
Table 181: Spectrum API: trigger register mode and level setup for trigger on low level with hysteresis	
Table 182: Spectrum API: trigger register mode and level setup for trigger on positive edge with re-arm level and hysteresis Table 183: Spectrum API: trigger register mode and level setup for trigger on negative edge with re-arm level and hysteresis	100
Table 183: Spectrum API: ABA mode relevant registers and register settings	168
Table 185: Spectrum API: Limits of pre trigger, post trigger and memory size	
Table 186: Spectrum API: extra DMA commands (ABA and Timestamp)	171
Table 187: Spectrum APUI: extra DMA status (ABA and Timestamp)	
Table 188: Spectrum API: ABA and Timestamp DMA buffer handling registers	
Table 189: Spectrum API: timestamp command register and ABA mode settings	174
Table 190: Spectrum API: software registers and register settings for programming the boxcar average mode	177
Table 191: Spectrum API: card mode registers and register settings for standard boxcar average mode	
	170
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode	
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization	179
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization	179 181
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization	179 181 181
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization Table 194: Spectrum API: 8 bit storage mode acquisition mode registers Table 195: Spectrum API: data conversion registers and register settings Table 195: Spectrum API: data conversion registers and register settings Table 196: Spectrum API: sample format for different cards with data conversion mode activated	179 181 181 182
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization	179 181 181 182 182
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization	179 181 181 182 182 184
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization	179 181 181 182 182 182 184 185
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization	179 181 181 182 182 184 185 186
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization	179 181 181 182 182 184 185 186 186
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization	179 181 181 182 182 184 185 186 186 187
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization Table 194: Spectrum API: 8 bit storage mode acquisition mode registers	179 181 181 182 182 182 184 185 186 186 187 188 188
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization Table 194: Spectrum API: 8 bit storage mode acquisition mode registers Table 195: Spectrum API: data conversion registers and register settings Table 196: Spectrum API: ample format for different cards with data conversion mode activated Table 197: Spectrum API: Limits of pre trigger, post trigger and memory size when using 8 bit mode Table 198: Spectrum API: timestamp related register and available timestamp commands Table 199: Spectrum API: timestamp commands for standard mode Table 200: Spectrum API: timestamp commands for star-reset mode Table 201: Spectrum API: timestamp commands for refclock mode Table 202: Spectrum API: extra DMA commands (ABA and Timestamp) Table 203: Spectrum API: extra DMA status (ABA and Timestamp) Table 204: Spectrum API: ample format for standard mode	179 181 181 182 182 182 184 185 186 186 187 188 188 188
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization Table 194: Spectrum API: 8 bit storage mode acquisition mode registers Table 195: Spectrum API: data conversion registers and register settings Table 196: Spectrum API: ample format for different cards with data conversion mode activated Table 197: Spectrum API: Limits of pre trigger, post trigger and memory size when using 8 bit mode Table 198: Spectrum API: timestamp related register and available timestamp commands Table 199: Spectrum API: timestamp commands for standard mode Table 200: Spectrum API: timestamp commands for star-reset mode Table 201: Spectrum API: timestamp commands for refclock mode Table 202: Spectrum API: extra DMA commands for refclock mode Table 203: Spectrum API: extra DMA status (ABA and Timestamp) Table 204: Spectrum API: extra DMA status (ABA and Timestamp) Table 205: Spectrum API: timestamp sample format for standard mode Table 204: Spectrum API: timestamp sample format for standard mode Table 205: Spectrum API: extra DMA status (ABA and Timestamp) Table 206: Spectrum API: timestamp but status for standard mode Table 206: Spectrum API: timestamp sample format for standard mode Table 205: Spectrum API: timestamp sample format for standard mode Table 206: Spe	179 181 181 182 182 182 184 185 186 186 187 188 188 188 190 191
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization Table 194: Spectrum API: 8 bit storage mode acquisition mode registers Table 195: Spectrum API: data conversion registers and register settings Table 196: Spectrum API: ample format for different cards with data conversion mode activated Table 197: Spectrum API: Limits of pre trigger, post trigger and memory size when using 8 bit mode Table 198: Spectrum API: timestamp related register and available timestamp commands Table 199: Spectrum API: timestamp commands for standard mode Table 200: Spectrum API: timestamp commands for star-reset mode Table 201: Spectrum API: timestamp commands for refclock mode Table 202: Spectrum API: extra DMA commands (ABA and Timestamp) Table 203: Spectrum API: extra DMA status (ABA and Timestamp) Table 204: Spectrum API: timestamp DMA buffer handling registers Table 205: Spectrum API: timestamp sample format for standard mode Table 205: Spectrum API: timestamp sample format for standard mode Table 205: Spectrum API: extra DMA status (ABA and Timestamp) Table 205: Spectrum API: extra DMA status (ABA and Timestamp) Table 205: Spectrum API: timestamp sample format for standard mode Table 206: Spectrum API: timestamp sample format for extended mode Table 206:	179 181 181 182 182 182 184 185 186 186 186 188 188 188 190 191
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization. Table 194: Spectrum API: 8 bit storage mode acquisition mode registers. Table 195: Spectrum API: data conversion registers and register settings. Table 196: Spectrum API: is ample format for different cards with data conversion mode activated. Table 197: Spectrum API: Limits of pre trigger, post trigger and memory size when using 8 bit mode. Table 198: Spectrum API: timestamp related register and available timestamp commands. Table 199: Spectrum API: timestamp commands for standard mode. Table 200: Spectrum API: timestamp commands for star-reset mode. Table 201: Spectrum API: timestamp commands for refclock mode. Table 202: Spectrum API: timestamp commands for refclock mode. Table 203: Spectrum API: textra DMA commands (ABA and Timestamp). Table 204: Spectrum API: extra DMA status (ABA and Timestamp). Table 205: Spectrum API: timestamp sample format for standard mode. Table 206: Spectrum API: timestamp sample format for standard mode. Table 207: Spectrum API: timestamp sample format for standard mode. Table 206: Spectrum API: timestamp sample format for standard mode. Table 206: Spectrum API: timestamp sample format for standard mode. Table 206: Spectrum API: timestamp sample format for extended mode. <tr< td=""><td> 179 181 181 182 182 184 185 186 186 186 187 188 188 190 191 191</td></tr<>	179 181 181 182 182 184 185 186 186 186 187 188 188 190 191 191
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization. Table 194: Spectrum API: 8 bit storage mode acquisition mode registers. Table 195: Spectrum API: data conversion registers and register settings. Table 196: Spectrum API: bit songle format for different cards with data conversion mode activated. Table 197: Spectrum API: Limits of pre trigger, post trigger and memory size when using 8 bit mode. Table 198: Spectrum API: timestamp related register and available timestamp commands. Table 200: Spectrum API: timestamp commands for standard mode. Table 201: Spectrum API: timestamp commands for standard mode. Table 202: Spectrum API: timestamp commands for refclock mode . Table 203: Spectrum API: timestamp commands (ABA and Timestamp). Table 204: Spectrum API: extra DMA commands (ABA and Timestamp). Table 205: Spectrum API: ABA and Timestamp DMA buffer handling registers. Table 205: Spectrum API: timestamp sample format for standard mode. Table 205: Spectrum API: timestamp sample format for standard mode. Table 205: Spectrum API: timestamp pample format for standard mode. Table 205: Spectrum API: timestamp box duffer handling registers. Table 206: Spectrum API: timestamp sample format for standard mode. Table 206: Spectrum API: timestamp sample format for standard mode. </td <td> 179 181 181 182 182 184 185 186 186 188 188 190 191 191 192</td>	179 181 181 182 182 184 185 186 186 188 188 190 191 191 192
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization Table 194: Spectrum API: 8 bit storage mode acquisition mode registers. Table 195: Spectrum API: data conversion registers and register settings. Table 196: Spectrum API: data conversion registers and register settings. Table 197: Spectrum API: timest of pre trigger, post trigger and memory size when using 8 bit mode Table 198: Spectrum API: timestamp related register and available timestamp commands. Table 200: Spectrum API: timestamp commands for standard mode Table 201: Spectrum API: timestamp commands for refclock mode Table 202: Spectrum API: timestamp commands for refclock mode Table 203: Spectrum API: extra DMA commands (ABA and Timestamp) Table 204: Spectrum API: extra DMA status (ABA and Timestamp) Table 205: Spectrum API: timestamp sample format for standard mode Table 206: Spectrum API: timestamp sample format for standard mode Table 206: Spectrum API: timestamp pDMA buffer handling registers. Table 206: Spectrum API: timestamp pample format for standard mode Table 206: Spectrum API: timestamp sample format for standard mode Table 207: Spectrum API: timestamp pample format for standard mode Table 208: Spectrum API: timestamp pample format for standard mode Table 209: Spectrum A	179 181 181 182 182 184 185 186 186 188 188 190 191 191 192 194
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization	179 181 181 182 182 184 185 186 186 186 187 188 188 190 191 191 191 192 194
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization. Table 194: Spectrum API: 8 bit storage mode acquisition mode registers. Table 195: Spectrum API: data conversion registers and register settings. Table 195: Spectrum API: sample format for different cards with data conversion mode activated Table 197: Spectrum API: limits of pre trigger, post trigger and memory size when using 8 bit mode Table 198: Spectrum API: timestamp related register and available timestamp commands. Table 200: Spectrum API: timestamp commands for standard mode Table 201: Spectrum API: timestamp commands for star-reset mode Table 202: Spectrum API: timestamp commands for star-reset mode Table 203: Spectrum API: timestamp commands for star-reset mode Table 204: Spectrum API: timestamp commands for refclock mode Table 203: Spectrum API: timestamp commands (ABA and Timestamp). Table 204: Spectrum API: and Timestamp DMA buffer handling registers. Table 205: Spectrum API: timestamp sample format for extended mode. Table 206: Spectrum API: timestamp sample format for extended mode. Table 207: Spectrum API: timestamp pathe format for extended mode. Table 208: Spectrum API: timestamp command register Table 209: Spectrum API: timestamp command register Table 209: Spectrum API:	179 181 181 182 182 184 185 186 186 186 188 188 190 191 191 192 194 197
Table 192: Spectrum API: card mode registers and register settings for FIFO boxcar average mode Table 193: Spectrum API: boxcar average mode data organization	179 181 181 182 182 184 185 186 186 186 188 188 190 191 191 192 194 197 197

Table 215: Spectrum API: block average mode output sample format	198
Table 216: Spectrum API: block average mode data organization	199
Table 217: Spectrum API: software registers and register settings for programming the block statistics mode	
Table 218: Spectrum API: card mode registers and register settings for standard block statistics mode Table 219: Spectrum API: card mode registers and register settings for FIFO block statistics mode	
Table 220: Spectrum API: block statistics mode loop register and register settings	
Table 221: Spectrum API: block statistics mode data organization	
Table 222: Spectrum API: Command register and basic commands	206
Table 223: Spectrum API: Card Type Register	209
Table 224: Spectrum API: list of card type codes for M4i.66xx series.	
Table 225: Spectrum API: list of card type codes for M4x.66xx series Table 226: Spectrum API: hardware and PCB version register overview	
Table 227: Spectrum API: naraware and PCB version register overview Table 227: Spectrum API: extension module hardware and PCB version register	
Table 228: Spectrum API: register for reading back the PXIe card slot number	
Table 229: Spectrum API: Register overview of firmware versions	
Table 230: Spectrum API: Register overview of reading current firmware	210
Table 231: Spectrum API: production date register	
Table 232: Spectrum API: calibration date register	
Table 233: Spectrum API: hardware serial number register Table 234: Spectrum API: hardware serial number register	
Table 234: Spectrum API: maximum sampling rate register Table 235: Spectrum API: installed memory registers. 32 bit read is limited to a maximum of 1 GByte	
Table 235: Spectrum API: Feature Register and available feature flags	
Table 237: Spectrum API: Extended feature register and available extended feature flags	
Table 238: Spectrum API: register overview of miscellaneous cards information	
Table 239: Spectrum API: register card function type and possible types	213
Table 240: Spectrum API: register driver type information and possible driver types	
Table 241: Spectrum API: driver version read register	
Table 242: Spectrum API: kernel driver version read register Table 243: Spectrum API: custom modification register and different bitmasks to split the register in various hardware parts	213
Table 243: Spectrum API: custom modification register and alterent bitmasks to split the register in various hardware parts Table 244: Spectrum API: command register and reset command	214 214
Table 244: Spectrum API: channel enable register and register settings	
Table 246: Spectrum API: channel count register	
Table 247: Spectrum API: output enable register and register settings	
Table 248: Spectrum API: output amplitude registers and register settings depending on board type	
Table 249: Spectrum API: output filter registers and register settings	217
Table 250: output filter specifications depending on card version	
Table 251: Spectrum API: differential output register and register settings Table 252: availability of differential output mode depending on AWG model	218
Table 253: Spectrum API: double output mode registers	
Table 254: availability of double output mode depending on AWG model	218
Table 255: Spectrum API: stop level register and register settings	219
Table 256: Spectrum API: custom stop level registers	219
Table 257: Spectrum API: card mode and read out of available card mode software registers	
Table 258: Spectrum API: card command register and different commands with descriptions	
Table 259: Spectrum API: timeout definition register Table 260: Spectrum API: card status register and possible status values with descriptions of the status	
Table 261: Spectrum API: cara status register and possible status values with descriptions of the status Table 261: Spectrum API: memory test register	
Table 262: Spectrum API: Command register and commands for DMA transfers	224
Table 263: Spectrum API: status register and status codes for DMA data transfer	224
Table 264: Spectrum API: card mode register and single mode settings	225
Table 265: Spectrum API: memory and loop settings	
Table 266: Spectrum API: overview of mode settings in relation to loops settings and resulting behaviour	
Table 267: Spectrum API: FIFO single replay mode register and settings Table 269: Spectrum API: FIFO single replay mode register and settings	
Table 268: Spectrum API: FIFO mode length settings registers Table 269: Spectrum API: limits of segment size, memory size and loops registers depending on selected mode	
Table 270: Spectrum API: registers for DMA buffer handling	
Table 271: Spectrum API: content of DMA buffer handling registers for different use cases	230
Table 272: Spectrum API: output buffer size register and register settings	
Table 273: output latency depending on channel settings, buffer settings and output FIFO	234
Table 274: M4i and M4x cards data organization	
Table 275: Spectrum API: data format and DAC resolution depending on selected mode and digital output modes	
Table 276: Spectrum API: hardware data conversion registers and available register settings Table 277: Spectrum API: clock mode register and available clock modes	
Table 277: Spectrum API: clock mode register and available clock modes	
Table 279: Spectrum API: samplerate register	
Table 280: Spectrum API: clock output and clock output frequency register	
Table 281: Spectrum API: clock mode register and quartz 2 settings	238
Table 282: Spectrum API: clock output and clock output frequency register	
Table 283: Spectrum API: clock mode register and external reference clock setup	239
Table 284: Spectrum API: reference clock register and available settings Table 285: Spectrum API: clock output and clock output frequency register	239 ววก
Table 285: Spectrum API: clock output and clock output trequency register Table 286: Spectrum API: clock mode register and PXI reference clock usage	

Table 207, Spectrum API, general trigger OP mark register and guailable settings	242
Table 287: Spectrum API: general trigger OR mask register and available settings Table 288: Spectrum API: channel trigger OR mask registers and available settings	
Table 289: Spectrum API: general trigger AND mask registers and available settings	244
Table 290: Spectrum API: channel trigger AND mask registers and available settings	
Table 291: Spectrum API: software register and register setting for software trigger	245
Table 292: Spectrum API: command register and force trigger command	
Table 293: Spectrum API: command register and trigger enable/disable command	
Table 294: Spectrum API: trigger delay registers and available settings	
Table 295: Spectrum API: trigger counter register and register return values	
Table 296: Spectrum API: external trigger ExtO registers and register settings	
Table 297: Spectrum API: external trigger ExtO OR mask settings Table 298: Spectrum API: external trigger ExtO input termination	
Table 299: Spectrum API: external trigger ExtO input coupling	
Table 300: Spectrum API: external trigger Ext1 registers and register settings	
Table 301: Spectrum API: external trigger Ext1 OR mask settings	
Table 302: Spectrum API: external trigger available settings for trigger levels	
Table 303: Spectrum API: external trigger OR mask and AND mask register and settings	
Table 304: Spectrum API: external register mode setup for trigger on positive edge	
Table 305: Spectrum API: external register mode setup for trigger on negative edge	
Table 306: Spectrum API: external trigger register mode setup for trigger on positive and negative edge	
Table 307: Spectrum API: external trigger register mode setup for trigger re-arm on positive edge	
Table 308: Spectrum API: external trigger register mode setup for trigger re-arm on negative edge	
Table 309: Spectrum API: external trigger register mode setup for window trigger for entering signals	
Table 310: Spectrum API: external trigger register mode setup for window trigger for leaving signals	
Table 311: Spectrum API: external trigger register mode setup for high level trigger Table 212: Section API: external trigger register mode setup for high level trigger	
Table 312: Spectrum API: external trigger register mode setup for low level trigger	
Table 313: Spectrum API: external trigger register mode setup for in window trigger Table 314: Spectrum API: external trigger register mode setup for outside window trigger	
Table 314: Spectrum API: external trigger register mode setup for outside window trigger Table 315: Spectrum API: multi-purpose I/O lines registers and available register settings	
Table 315: Spectrum API: asynchronous I/O register settings of the multi-purpose I/O registers	
Table 317: Spectrum API: additional trigger output register for compatibility with older hardware	
Table 318: Spectrum API: multi-purpose I/O registers and synchronous digital output settings	
Table 319: Spectrum API: data format and DAC resolution depending on selected mode and digital output modes	
Table 320: Spectrum API: segment size register for multiple replay mode	
Table 321: Spectrum API: card mode register and multiple replay settings	
Table 322: Spectrum API: memory and loop registers with related multiple replay settings	
Table 323: Spectrum API: loops register settings when using Multiple Replay FIFO mode	
Table 324: Spectrum API: limits of segment size, memory size and loops registers depending on selected mode	
Table 325: Spectrum API: stop level register and register settings	
Table 326: Spectrum API: custom stop level registers	
Table 327: Spectrum API: card mode register and settings for Gated Replay standard mode	
Table 328: Spectrum API: memsize and loops register and register settings for Gated Replay mode	
Table 329: Spectrum API: card mode register and Gated Replay FIFO mode settings	
Table 330: Spectrum API: Gated Replay FIFO mode loops register settings	
Table 331: Spectrum API: limits of segment size, memory size and loops registers depending on selected mode Table 332: Spectrum API: trigger mask registers and available register settings	
Table 332: Spectrum API: trigger register settings for trigger on positive edge	
Table 334: Spectrum API: trigger register settings for trigger on negative edge	
Table 335: Spectrum API: trigger register settings for re-arm trigger on positive edge	
Table 336: Spectrum API: trigger register settings for re-arm trigger on negative edge	264
Table 337: Spectrum API: trigger register settings for window trigger on entering signals	264
Table 338: Spectrum API: trigger register settings for window trigger on leaving signals	
Table 339: Spectrum API: trigger register settings for high-level trigger	
Table 340: Spectrum API: trigger register settings for low-level trigger	265
Table 341: Spectrum API: trigger register settings for in-window trigger	
Table 342: Spectrum API: trigger register settings for outside-window trigger	
Table 343: Spectrum API: stop level register and register settings	
Table 344: Spectrum API: custom stop level registers	
Table 345: Spectrum API: sequence mode registers and register settings Table 246: Security of API: sequence mode registers and register settings	
Table 346: Spectrum API: card mode register with Sequence Mode setup Table 347: Spectrum API: card mode register for compact handling	
Table 347: Spectrum API: sequence mode registers for segment handling	
Table 348: Spectrum API: sequence mode step registers and register setup Table 349: Spectrum API: sequence mode start register	
Table 349: Spectrum API: sequence mode segment status register	
Table 350. Spectrum API: pulse generator clock frequency read register	
Table 352: Spectrum API: pulse generator enable registers	
Table 353: Spectrum API: pulse generator length/period register	
Table 354: Spectrum API: pulse generator HIGH time registers	
Table 355: Spectrum API: pulse generator loops/pulse repetition registers	
Table 356: Spectrum API: pulse generator delay/phase shift registers	
Table 357: Spectrum API: pulse generator mode registers with their available settings	
Table 358: Spectrum API: pulse generator trigger MUX1 registers with their available settings	

Table 359: Spectrum API: pulse generator trigger MUX2 registers with their available settings	. 279
Table 360: Spectrum API: pulse generator command register for trigger forcing by software	. 279
Table 361: Spectrum API: pulse generator additional configuration registers with the available settings	279
Table 362: Spectrum API: XIO lines and mode software registers with their reduced to the settings required for outputting pulses	280
Table 363: Spectrum API: driver error codes and error description	285
Table 364: Spectrum API: temperature read-out registers of internal temperature sensors	287
Table 365: 44xx module typical temperature and temperature limits	
Table 366: 66xx module typical temperature and temperature limits	
Table 367: Abbreviations used throughout the Spectrum documents	289
o	



SPECTRUM INSTRUMENTATION

Spectrum Instrumentation GmbH

Ahrensfelder Weg 13-17 | 22927 Grosshansdorf | Germany Phone +49 (0)4102-6956-0 | Fax +49 (0)4102-6956-66 info@spec.de



Spectrum Instrumentation Corp

401 Hackensack Ave, 4th Floor | Hackensack, NJ 07601 | USA Phone +1 (201) 562-1999 | Fax +1 (201) 342-7598 sales@spectrum-instrumentation.com

